FAN4174 FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 14

Technical content

Features

µ A supply current per amplifier 3.7MHz bandwidth Output swing to within 10mV of either rail Input voltage range exceeds the rails 3V/ µ s slew rate 25nV/ Hz input voltage noise Replaces KM4170 and KM4270 FAN4174 competes with OPA340 and TLV2461; available in lead (Pb) free SC70-5 and SOT23-5 packages FAN4274 competes with OPA2340 and TLV2462; available in lead (Pb) free MSOP-8 package Fully specified at +2.7V and +5V supplies

Applications

Portable/battery-powered applications PCMCIA, USB Mobile communications, cellular phones, pagers Notebooks and PDA’s Sensor interface A/D buffer Active filters Signal conditioning Portable test instruments

Description

The FAN4174 (single) and FAN4274 (dual) are ultra-low cost, voltage feedback amplifiers with CMOS inputs that consume only 200 µ A of supply current per amplifier while providing ±33mA of output short circuit current. These amplifiers are designed to operate from 2.5V to 5V supplies. The common mode voltage range extends beyond the negative and positive rails. The FAN4174 and FAN4274 are designed on a CMOS process and provide 3.7MHz of bandwidth and 3V/µs of slew rate at a supply voltage of 5V. The combination of low power, rail-to-rail performance, low voltage operation, and tiny package options make this amplifier family well suited for use in many general purpose and battery powered applications. Typical Application Diagram FAN4174 Rf 0.01µF 6.8µF Out +In +Vs 0.01µF 6.8µF -Vs Rg Frequency (MHz) 1.0 100.1 CL = 50pF Rs = 0 CL = 500pF Rs = 165Ω CL = 2000pF Rs = 65Ω Vo = 50mV CL = 1000pF Rs = 100Ω CL = 100pF Rs = 0 5kΩ 5kΩ Rs CL RL Gain (dB)

www.fairchildsemi.com FAN4174/FAN4274 Rev. 2D FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers FAN4174 Pin Configurations FAN4174 Pin Assignments FAN4274 Pin Configuration FAN4274 Pin Assignments Pin# Pin Description

1 OUT Output

Pin# Pin Description

1 OUT1 Output, Channel 1

2 -IN1 Negative Input, Channel 1 3 +IN1 Positive Input, Channel 1 4 -Vs Negative Supply 5 +IN2 Positive Input, Channel 2 6 -IN2 Negative Input, Channel 2

7 OUT2 Output, Channel 2

-Vs +IN +Vs -IN OUT -Vs +IN +Vs -IN SOT23 SC70 MSOP-8 OUT1 -IN1 +IN1 s +Vs OUT2 -IN2 +IN2

FAN4174/FAN4274 Rev. 2D www.fairchildsemi.com FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers Reliability Information Note: 1. Package thermal resistance θθθθ JA , JEDEC standard, multi-layer test boards, still air. Absolute Maximum Ratings Note: Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not exceeded. Recommended Operating Conditions Parameter Min. Typ. Max. Unit Junction Temperature 150 °C Storage Temperature Range -65 +150 °C Lead Temperature (Soldering, 10s) +300 °C Thermal Resistance ( θθθθ JA ), 5 Lead SOT23 256 °C/W Thermal Resistance ( θθθθ JA ), 5 Lead SC70 331 °C/W Thermal Resistance ( θθθθ JA ), 8 Lead MSOP 206 °C/W Parameter Min. Max. Unit Supply Voltage 0 6 V Input Voltage Range -V s -0.5 +V s +0.5 V Parameter Min. Typ. Max. Unit Operating Temperature Range -40 +85 °C

www.fairchildsemi.com FAN4174/FAN4274 Rev. 2D FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers Electrical Specifications at +2.7V V S = +2.7V, G = 2, R L = 10k Ω to V S /2, R F = 5k Ω ; unless otherwise noted) Notes: 1. 100% tested at 25°C. Symbol Parameter Conditions Min Typ Max Units Frequency Domain Response UGBW -3dB Bandwidth G = +1 4 MHz BW SS -3dB Bandwidth 2.5 MHz GBWP Gain Bandwidth product 4 MHz Time Domain Response t R , t F Rise and Fall Time V o = 1.0V step 300 ns OS Overshoot V o = 1.0V step 5 % SR Slew Rate V o = 3V step, G = -1 3V / µ s Distortion and Noise Response HD2 2nd Harmonic Distortion V o =1V pp , 10kHz -66 dBc HD3 3rd Harmonic Distortion V o =1V pp , 10kHz -67 dBc THD Total Harmonic Distortion V o =1V pp , 10kHz 0.1 % e n Input Voltage Noise 26 nV/ Hz X TALK Crosstalk (FAN4274) 100kHz -100 dB DC Performance V IO Input Offset Voltage -6 0 +6 mV dV IO Average Drift 2.1 µ V/°C I bn Input Bias Current 5p A PSRR Power Supply Rejection Ratio DC 50 73 dB A OL Open Loop Gain DC 98 dB I S Supply Current Per Amplifier 200 300 µ A Input Characteristics R IN Input Resistance 10 G Ω C IN Input Capacitance 1.4 pF CMIR Input Common Mode Voltage Range typical (FAN4174) -0.3 to 2.6 V typical (FAN4274) -0.3 to 3.0 V CMRR Common Mode Rejection Ratio DC, V CM = 0V to 2.2V for FAN4174 50 65 dB DC, V CM = 0V to 2.7V for FAN4274 50 65 dB Output Characteristics V O Output Voltage Swing R L = 10k Ω to V S /2 0.03 0.01 to 2.69 2.65 V R L = 1k Ω to V S /2 0.05 to 2.55 V I SC Short Circuit Output Current +34/-12 mA V S Power Supply Operating Range 2.5 to 5.5 V

FAN4174/FAN4274 Rev. 2D www.fairchildsemi.com FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers Electrical Specifications at +5V V S = +5V, G = 2, R L = 10k Ω to V S /2, R F = 5k Ω ; unless otherwise noted) Notes: 1. 100% tested at 25°C. Symbol Parameter Conditions Min Typ Max Units Frequency Domain Response UGBW -3dB Bandwidth G = +1 3.7 MHz BW SS -3dB Bandwidth 2.3 MHz GBWP Gain Bandwidth product 3.7 MHz Time Domain Response t R , t F Rise and Fall Time V o = 1.0V step 300 ns OS Overshoot V o = 1.0V step 5 % SR Slew Rate V o = 3V step, G = -1 3V / µ s Distortion and Noise Response HD2 2nd Harmonic Distortion V o =1V pp , 10kHz -80 dBc HD3 3rd Harmonic Distortion V o =1V pp , 10kHz -80 dBc THD Total Harmonic Distortion V o =1V pp, 10kHz 0.02 % en Input Voltage Noise 25 nV/√Hz XTALK Crosstalk (FAN4274) 100kHz -100 dB DC Performance VIO Input Offset Voltage1 -8 0 +8 mV dVIO Average Drift 2.9 µV/°C Ibn Input Bias Current 5p A PSRR Power Supply Rejection Ratio 1 DC 50 73 dB AOL Open Loop Gain DC 102 dB IS Supply Current Per Amplifier1 200 300 µA Input Characteristics R IN Input Resistance 10 G Ω C IN Input Capacitance 1.2 pF CMIR Input Common Mode Voltage Range typical -0.3 to 5.3 V CMRR Common Mode Rejection Ratio 1 DC, VCM = 0V to VS 58 73 dB Output Characteristics VO Output Voltage Swing1 R L = 10kΩ to VS/2 0.03 0.01 to 4.99 4.95 V R L = 1kΩ to VS/2 0.1 to 4.9 V ISC Short Circuit Output Current ±33 mA VS Power Supply Operating Range 2.5 to 5.5 V

www.fairchildsemi.com 12 FAN4174/FAN4274 Rev. 2D FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers Mechanical Dimensions b e D CL E CL CL A A2 A1 α C DA TUM 'A' CL NOTE: 1. All dimensions are in millimeters.

2 Foot length measured reference to flat

foot surface parallel to DATUM 'A' and lead surface. 3. Package outline exclusive of mold flash & metal burr. 4. Package outline inclusive of solder plating. 5. Comply to EIAJ SC74A. 6. Package ST 0003 REV A supercedes SOT-D-2005 REV C. SYMBOL MIN MAX A 0. 90 1.45 A1 0.00 0.15 A2 0.90 1.30 b 0.25 0.50 C 0.09 0.20 D 2.80 3.10 E 2.60 3.00 E1 1.50 1.75 L 0.35 0.55 e 0.95 ref e1 1.90 ref α 0 1 0 SOT-23 SYMBOL MIN MAX e 0.65 BSC D 1.80 2.20 b 0.15 0.30 E 1.15 1.35 HE 1.80 2.40 Q1 0.10 0.40 A2 0.80 1.00 A1 0.00 0.10 A 0.80 1.10 c 0.10 0.18 L 1.10 0.30 b e D CL HE CL CL A A2 A1 E C CL NOTE: 1. All dimensions are in millimeters. 2. Dimensions are inclusive of plating. 3. Dimensions are exclusive of mold flashing and metal burr. 4. All speccifications comply to EIAJ SC70. L SC70 eS E/2 2X 12 ccc ABC – B – 2 D2 A2 A – A – – C – bbb AB CM b D aaa A – H – Gauge Plane 0.25mm R L Detail A Scale 40:1 Section A - A b cc 1 E Detail A A A SYMBOL MIN MAX A 1.10 A1 0.10 0.05 A2 0.86 0.08 D 3.00 0.10 D2 2.95 0.10 E 4.90 0.15 E1 3.00 0.10 E2 2.95 0.10 E3 0.51 0.13 E4 0.51 0.13 R 0.15 +0.15/-0.06 t1 0.31 0.08 t2 0.41 0.08 b 0.33 +0.07/-0.08 b1 0.30 0.05 c 0.18 0.05 01 3.0 3.0 02 12.0 3.0 03 12.0 3.0 L 0.55 0.15 L1 0.95 BSC – aaa 0.10 – bbb 0.08 – ccc 0.25 – e 0.65 BSC – S 0.525 BSC – MSOP-8 NOTE: 1 All dimensions are in millimeters (angle in degrees), unless otherwise specified. 2 Datums – B – and – C – to be determined at datum plane – H – . 3 Dimensions "D" and "E1" are to be determined at datum – H – . 4 Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package. 5 Cross sections A – A to be determined at 0.13 to 0.25mm from the leadtip. 6 Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs. 7 Dimension "E1" and "E2" does not include interlead flash or protrusion. MSOP

FAN4174/FAN4274 Rev. 2D 13 www.fairchildsemi.com FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers

Ordering Information

Temperature Range: -40°C to +85°C Model Part Number Lead Free Package Container Pack Qty. FAN4174 FAN4174IS5X_NL Y es SOT23-5 Reel 3000 FAN4174 FAN4174IP5X_NL Y es SC70-5 Reel 3000 FAN4274 FAN4274IMU8X Y es MSOP-8 Reel 3000

FAN4174/FAN4274 Rev. 2D 14 www.fairchildsemi.com FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers ',6&/$,0(5 1(,7+(5'2(6,7 75$'(0$5.6 7KHIROORZLQJDUHUHJLVWHUHGDQGXQUHJLVWHUHGWUDGHPDUNV)DLUFK LOG6HPLFRQGXFWRURZQVRULVDXWKRUL]HGWRXVHDQGLV QRWLQWHQGHGWREHDQH[KDXVWLYHOLVWRIDOOVXFKWUDGHPDUNV /,)(683325732/,&< $VXVHGKHUHLQ /LIHVXSSRUWGHYLFHVRUV\\VWHPVDUHGHYLFHVRU V\\VWHPVZKLFK D DUHLQWHQGHGIRUVXUJLFDOLPSODQWLQWR WKHERG\\RU E VXSSRUWRUVXVWDLQOLIHRU F ZKRVH IDLOXUHWRSHUIRUPZKHQSURSHUO\\XVHGLQDFFRUGDQFH ZLWKLQVWUXFWLRQVIRUXVHSURYLGHGLQWKHODEHOLQJFDQEH UHDVRQDEO\\H[SHFWHGWRUHVXOWLQVLJQLILFDQWLQMXU\\WRWKH XVHU $FULWLFDOFRPSRQHQWLVDQ\\FRPSRQHQWRIDOLIH VXSSRUWGHYLFHRUV\\VWHPZKRVHIDLOXUHWRSHUIRUPFDQ EHUHDVRQDEO\\H[SHFWHGWRFDXVHWKHIDLOXUHRIWKHOLIH VXSSRUWGHYLFHRUV\\VWHPRUWRDIIHFWLWVVDIHW\\RU HIIHFWLYHQHVV 'HILQLWLRQRI7HUPV 'DWDVKHHW,GHQWLILFDWLRQ 3URGXFW6WDWXV 'HILQLWLRQ $GYDQFH,QIRUPDWLRQ 3UHOLPLQDU\\ 1R,GHQWLILFDWLRQ1HHGHG 2EVROHWH 7KLVGDWDVKHHWFRQWDLQVWKHGHVLJQVSHFLILFDWLRQVIRU SURGXFWGHYHORSPHQW6SHFLILFDWLRQVPD\\FKDQJHLQ DQ\\PDQQHUZLWKRXWQRWLFH 7KLVGDWDVKHHWFRQWDLQVSUHOLPLQDU\\GDWDDQG VXSSOHPHQWDU\\GDWDZLOOEHSXEOLVKHGDWDODWHUGDWH )DLUFKLOG6HPLFRQGXFWRUUHVHUYHVWKHULJKWWRPDNH FKDQJHVDWDQ\\WLPHZLWKRXWQRWLFHLQRUGHUWRLPSURYH GHVLJQ 7KLVGDWDVKHHWFRQWDLQVILQDOVSHFLILFDWLRQV)DLUFKLOG 6HPLFRQGXFWRUUHVHUYHVWKHULJKWWRPDNHFKDQJHVDW DQ\\WLPHZLWKRXWQRWLFHLQRUGHUWRLPSURYHGHVLJQ 7KLVGDWDVKHHWFRQWDLQVVSHFLILFDWLRQVRQDSURGXFW WKDWKDVEHHQGLVFRQWLQXHGE\\)DLUFKLOGVHPLFRQGXFWRU 7KHGDWDVKHHWLVSULQWHGIRUUHIHUHQFHLQIRUPDWLRQRQO\\ )RUPDWLYHRU ,Q'HVLJQ )LUVW3URGXFWLRQ )XOO3URGXFWLRQ 1RW,Q3URGXFWLRQ ,QWHOOL0$;Œ ,623/$1$5Œ /LWWOH)(7Œ 0,&52&283/(5Œ 0LFUR)(7Œ 0LFUR3DNŒ 0,&52:,5(Œ 06;Œ 06;3URŒ 2&;Œ 2&;3URŒ 2372/2*,& 23723/$1$5Œ 3$&0$1Œ )$67 )$67UŒ )36Œ )5)(7Œ *OREDO2SWRLVRODWRUŒ *72Œ +L6H&Œ L/RŒ ,PSOLHG'LVFRQQHFWŒ 5HY, $&([Œ $FWLYH$UUD\\Œ %RWWRPOHVVŒ &RRO)(7Œ &526692/7Œ '20(Œ (FR63$5.Œ &026Œ (Q6LJQDŒ )$&7Œ )$&74XLHW6HULHVŒ 323Œ 3RZHUŒ 3RZHU(GJHŒ 3RZHU6DYHUŒ 3RZHU7UHQFK 4)(7¡ 46Œ 472SWRHOHFWURQLFVŒ 4XLHW6HULHVŒ 5DSLG&RQILJXUHŒ 5DSLG&RQQHFWŒ M6HU'HVŒ 6,/(176:,7&+(5 60$5767$57Œ 630Œ 6WHDOWKŒ 6XSHU)(7Œ 6XSHU627Œ 6XSHU627Œ 6XSHU627Œ 6\\QF)(7Œ 7LQ\\/RJLF 7,1<2372Œ 7UX7UDQVODWLRQŒ 8+&Œ 8OWUD)(7 8QL)(7Œ 9&;Œ $FURVVWKHERDUG$URXQGWKHZRUOGŒ 7KH3RZHU)UDQFKLVH 3URJUDPPDEOH$FWLYH'URRSŒ