FAN3111 FAIRCHILD | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 18
Technical content
© 2008 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN3111 • Rev. 1.0.1 2 FAN3111 — Single 1A High-Speed, Low-Side Gate Driver
Ordering Information
Threshold Package Eco Status Packing Method Quantity per Reel FAN3111CSX CMOS 5-Pin SOT23 RoHS Tape & Reel 3,000 FAN3111ESX External 5-Pin SOT23 RoHS Tape & Reel 3,000 For Fairchild’s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. Thermal Characteristics(1) Package ΘJL (2) ΘJT (3) ΘJA (4) ΨJB (5) ΨJT (6) Units 5-Pin SOT23 58 102 161 53 6 °C/W Notes: 1. Estimates derived from thermal simulati on; actual values depend on the application. 2. Theta_JL ( ΘJL): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB. 3. Theta_JT ( ΘJT): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink. 4. Theta_JA ( ΘJA): Thermal resistance between junction and ambi ent, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate. 5. Psi_JB ( ΨJB): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the MLP-8 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC -8 package, the board reference is defined as the PCB copper adjacent to pin 6. 6. Psi_JT ( ΨJT): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the pack age for the thermal environment defined in Note 4. Pin Definitions Pin # Name Description 1 VDD Supply Voltage. Provides power to the IC. 2 GND Ground. Common ground reference for input and output circuits. 3 IN+ Non-Inverting Input. Connect to VDD to enable output. IN– FAN3111C Inverting Input. Connect to GND to enable output. 4 XREF FAN3111E External Reference Voltage. Reference for input thresholds, 2V to 5V. 5 OUT Gate Drive Output. Held low unless required inputs are present. Output Logic with Dual-Input Configuration IN+ IN − OUT 0(7) 0 0 0(7) 1 (7) 0 1 0 1 1 1 (7) 0 Note: 7. Default input signal if no external connection is made.
1 VDD
5 OUT
2 GND
Figure 3. FAN3111C Simplified Block Diagram Figure 4. FAN3111E Simplified Block Diagram
© 2008 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN3111 • Rev. 1.0.1 4 FAN3111 — Single 1A High-Speed, Low-Side Gate Driver Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Min. Max. Unit VDD VDD to GND -0.3 20.0 V FAN3111C -0.3 V DD + 0.3 V VIN Voltage on IN to GND FAN3111E -0.3 V XREF+0.3 V VXREF Voltage on XREF to GND FAN3111E -0.3 5.5 V VOUT Voltage on OUT to GND -0.3 V DD+0.3 V TL Lead Soldering Temperature (10 Seconds) +260 ºC TJ Junction Temperature +150 ºC TSTG Storage Temperature -65 +150 ºC Human Body Model, JESD22-A114 4 kV ESD Charged Device Model, JESD22-C101 750 V Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ens ure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameter Min. Max. Unit VDD Supply Voltage Range 4.5 18.0 V FAN3111C 0 V DD V VIN Input Voltage IN FAN3111E 0 V XREF V VXREF External Reference Voltage XREF FAN3111E 2.0 5.0 V TA Operating Ambient Temperature -40 +125 ºC
© 2008 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN3111 • Rev. 1.0.1 5 FAN3111 — Single 1A High-Speed, Low-Side Gate Driver
Electrical Characteristics
Unless otherwise noted, V DD = 12V, V XREF = 3.3V, T J = -40°C to +125°C. Currents ar e defined as positive into the device and negative out of the device. Symbol Parameter Conditions Min. Typ. Max. Unit Supply VDD Operating Range 4.5 18.0 V IDD Static Supply Current Inputs Not Connected 5 10 µA Inputs (FAN3111C) VIL_C IN Logic, Low-Voltage Threshold 30 38 %V DD VIH_C IN Logic, High-Voltage Threshold 55 70 %V DD IINL IN Current, Low IN from 0 to V DD -1 175 µA IINH IN Current, High IN from 0 to V DD -175 1 µA VHYS_C Input Hysteresis Voltage 17 %V DD Inputs (FAN3111E) VIL_E IN Logic, Low-Voltage Threshold 25 30 %V XREF VIH_E IN Logic, High-Voltage Threshold 50 60 %V XREF IINL IN Current, Low IN from 0 to V XREF -1 50 µA IINH IN Current, High IN from 0 to V XREF -50 1 µA VHYS_E Input Hysteresis Voltage 20 %V XREF Output ISINK OUT Current, Mid-Voltage, Sinking (8) OUT at VDD/2, CLOAD = 47nF, f = 1KHz 1.1 A ISOURCE OUT Current, Mid-Voltage, Sourcing (8) OUT at VDD/2, CLOAD = 47nF, f = 1KHz -0.9 A IPK_SINK OUT Current, Peak, Sinking (8) C LOAD = 47nF, f = 1KHz 1.4 A IPK_SOURCE OUT Current, Peak, Sourcing (8) C LOAD = 47nF, f = 1KHz -1.4 A tRISE Output Rise Time (9) C LOAD = 470pF 9 18 ns tFALL Output Fall Time (9) C LOAD = 470pF 8 17 ns FAN3111C: 0 - 12VIN, 1V/ns Slew Rate tD1, tD2 Output Prop. Delay (9) FAN3111E: 0 - 3.3VIN, 1V/ns Slew Rate 15 30 ns IRVS Output Reverse Current Withstand (8) 250 mA Notes: 8. Not tested in production. 9. See Timing diagrams.
Figure 5. Non-Inverting Waveforms Figure 6. Inverting Waveforms
Table 2. Related Products
- Typical currents with OUT at 6V and V DD = 12V.
- Thresholds proportional to an externally supplied reference voltage.
0.20 CAB
0.60 REF
0.35 SEATING PLANE
B) ALL DIMENSIONS ARE IN MILLIMETERS. Figure 46. 5-Lead SOT-23 the warranty therein, which covers Fairchild products.
© 2008 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN3111 • Rev. 1.0.1 18 FAN3111 — Single 1A High-Speed, Low-Side Gate Driver