EUP7522 EUTECH | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 9

Technical content

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Dual, 600mA LDO Regulator

DESCRIPTION

The EUP7522 is an efficient, precise dual-channel CMOS LDO regulator with very-low dropout voltage and low ground current. Both regulator outputs are capable of sourcing 600mA of output current. The EUP7522’s performance is optimized for CD/DVD -ROM, CD/RW or wireless communication supply applications, The EUP7522 regulators are stable with output capacitors as low as 2.2 μF. Key features include current limit, thermal shutdown, fast transient response, high output accuracy, and high ripple rejection ratio. The EUP7522 regulator is available in a fixed 3.3V/2.5V output voltage configuration.

FEATURES

z Low Quiescent Current (Typically 130μA) z Guaranteed 600mA Output Current z Low Dropout V oltage:600mV at 600mA z Wide Operating V oltage Ranges : 2.5V to 5.5V z Ultra-Fast Transient Response z Tight Load and Line Regulation z Current Limiting Protection z Thermal Shutdown Protection z Only low-ESR Ceramic Capacitors Required for Stability z Available in SOP-8 Package z RoHS Compliant and 100% Lead (Pb)-Free

APPLICATIONS

z CD/DVD-ROM, CD/RW z Wireless LAN Card/Keyboard/Mouse z Battery-Powered Equipment z XDSL Router Typical Application Circuit Figure 1.

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Pin Configurations Part Number Pin Configurations EUP7522 S O P - 8 Pin Description PIN PIN NAME DESCRIPTION

1 V OUT1 Regulator A Output

2,3 V IN Power Input

4 V OUT2 Regulator B Output

5,6,7,8 GND Ground Block Diagram Figure 2.

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6

Ordering Information

Order Number Package Type Marking Operating Temperature range EUP7522-3.3/2.5DIR1 SOP-8 xxxx EUP7522 I -40 °C to 85°C EUP7522-3.3/2.5DIR0 SOP-8 xxxx EUP7522 I -40 °C to 85°C * For other output voltage options, contact EUT marketing. Lead Free Code 1 : L e a d F r e e 0 : L e a d P a c k i n g R : T a p e & R e e l Operating temperature range I: Industry Standard Package Type D : S O P Output Voltage Option

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Absolute Maximum Ratings ▓ Package Thermal Resistance ▓ ESD Susceptibility Recommended Operating Conditions

Electrical Characteristics

Unless otherwise noted these specifications apply over full temperature, CIN=2.2µF, COUT1=2.2µF , COUT2=2.2µF, TJ=0 to 125°C. Typical values refer to TJ=25°C. EUP7522 Symbol Parameter Conditions Min T yp Max. Unit VIN Input voltage 2.5 5.5 V OTS Over Temperature Shutdown 150 °C Over Temperature Shutdown Hysteresis Hysteresis 20 °C TC Output V oltage Temperature Coefficient 40 ppm/°C IOUT1=300mA, IOUT2=300mA 360 IQ Quiescent Current IOUT1=0mA, IOUT2=0mA 130 200 µA Regulator 1 VOUT Output voltage V IN=5V V OUT-2% 3.3 V OUT+2% V ILIMIT Circuit Current Limit V IN=VOUT+ 1V 900 mA IOUT Load Current V IN=VOUT+ 1V 600 mA REGLINE Line Regulation V OUT+ 1V<Vcc <5.5V , IOUT=1mA 1.5 4 mV REGLOAD Load Regulation V IN=VOUT+ 1V , 0mA< IOUT< IMAX 20 40 mV PSRR Ripple Rejection F ≤1kHz, 1Vpp at IOUT=50mA 62 dB VDROP Dropout V oltage (Note 1) I OUT=600mA 600 mV COUT Output Capacitor 2.2 µF ESR 0.01 0.1 1 Ohm

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Electrical Characteristics( Cont.) Unless otherwise noted these specifications apply over full temperature, CIN=2.2µF, COUT1=2.2µF , COUT2=2.2µF, TJ=0 to 125°C. Typical values refer to TJ=25°C. EUA7522 Symbol Parameter Conditions Min Typ Max. Unit Regulator 2 VOUT Output voltage V IN=5V V OUT-2% 2.5 V OUT+2% V ILIMIT Circuit Current Limit V IN=VOUT+ 1V 900 mA IOUT Load Current V IN=VOUT+ 1V 600 mA REGLINE Line Regulation V OUT+ 1V<Vcc <3.5V , IOUT=1mA 1.5 4 mV REGLOAD Load Regulation V IN=VOUT+ 1V , 0mA< IOUT< IMAX 20 40 mV PSRR Ripple Rejection F ≤1kHz, 1Vpp at IOUT=50mA 62 dB VDROP Dropout V oltage (Note 1) I OUT=600mA 600 mV COUT Output Capacitor 2.2 µF ESR 0.01 0.1 1 Ohm Note 1: dropout voltage definition : VIN-VOUT when VOUT is 2% below the value of VOUT for VIN=VOUT+ 1V

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Typical Operating Characteristics

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6

Application Information

A minimum input capacitance of 2.2 µF is required between the EUP7522 input pin and ground (the amount of the capacitance may be increased without limit).This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input. If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. No-Load Stability The EUP7522 will remain stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications. Output Capacitance The EUP7522 is specifically designed to employ ceramic output capacitors as low as 2.2 µF. Ceramic capacitors below 10 µF offer significant cost and space savings, along with high frequency noi se filtering. Higher values and other types and of capacitor may be used, but their equivalent series resistance (ESR) should be maintained below 0.5Ω. Ceramic capacitor of the value required by the EUP7522 are available in the following dielectric types: Z5U, Y5V , X5R, and X7R. The Z5U and Y5V types exhibit a 50% or more drop in capacitance value as their temperature increase from 25°C, an important consideration. The X5R generally maintain their capacitance value within ± 20%. The X7R type are desirable for their tighter tolerance of 10% over temperature. Power Dissipation and Junction Temperature Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, P D(max), and the actual dissipation, P D, which must be less than or equal to PD(max) The maximum-power-dissipation limit is determined using the following equation: Where: T JMAX is the maximum allowable junction temperature. RθJA is the thermal resistance junction-to-ambient for the package TA is the ambient temperature. The regulator dissipation is calculated using: PD=(VI-VO) × IO Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the t h e r m a l p r o t e c t i o n c i r c u i t . θJA AJ D(max) R TmaxT P

D S 7 5 2 2 V e r 0 . 5 M a r c h . 2 0 0 6 Packaging Information Z Y X Standard Solder Map Dimension in Millimeters Dimension in Inches Symbols Min. Max. Min. Max. A 4.80 5.00 0.189 0.197 B 5.80 6.20 0.228 0.244 C 3.80 4.00 0.150 0.157 D 1.194 1.346 0.047 0.053 E 1.45 1.55 0.057 0.061 H 0.00 0.10 0.000 0.004 F 0.33 0.51 0.013 0.020 L1 0.19 0.25 0.007 0.010 L2 0.40 1.27 0.016 0.050 M 0° 8° 0° 8° N 40° 50° 40° 50° 8 – Lead SOP Plastic Package