EUA6205 EUTECH | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 1.25-W Mono Fully Differential Audio Power Amplifier with 1.8V Input Logic Thresholds

DESCRIPTION

The EUA6205 is a mono fully-differential audio amplifier, capable of delivering 1.25W of continuous average power to an 8 Ω BTL load with less than 1% THD+N from a 5V power supply, and 630mW to an 8 Ω load from a 3.6V power supply. The Shutdown pin is fully compatible with 1.8V logic GPIO, such as are used on low power cellular chipsets. Features like 85-dB PSRR from 90 Hz to 5 kHz, improved RF-rectification immunity, and small PCB area makes the EUA6205 ideal for wireless handsets. Typical Application Circuit

FEATURES

z Supply V oltage 2.5V to 5.5V z 1.25W into 8Ω from a 5-V Supply at THD=1% (typ) z Shutdown Pin has 1.8V Compatible Thresholds z Low Supply Current: 3.4mA Typical z Shutdown Current < 10µA z Only Five External Components - Improved PSRR (87dB) for Direct Battery Operation - Full Differential Design Reduces RF Rectification - Improved CMRR Eliminates Two Input Coupling Capacitors z Available in 3mm*3mm TDFN-8 and Thermally Enhanced MSOP-8 Packages z RoHS Compliant and 100% Lead (Pb)-Free

APPLICATIONS

z Wireless Handsets, PDAs, and other mobile devices

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 Pin Configurations Package Type Pin Configurations TDFN-8 MSOP-8 (FD) Pin Description PIN PIN DESCRIPTION Shutdown 1 Shutdown terminal (active low logic) Bypass 2 Mid-supply voltage. Adding a bypass capacitor improves PSRR IN+ 3 Positive differential input IN- 4 Negative differential input VO+ 5 Positive BTL output VDD 6 Supply voltage terminal GND 7 High-current ground VO- 8 Negative BTL output

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7

Ordering Information

Order Number Package Type Marking Operating Temperature range EUA6205JIR1 TDFN-8 xxxx 6205 -40°C to 85°C EUA6205MIR1 MSOP-8 xxxx 6205 -40°C to 85°C EUA6205 □ □ □ □ Lead Free Code 1 : L e a d F r e e 0 : O r i g i n a l P a c k i n g R: Tape & Reel Operating temperature range I: Industry Standard Package Type J : T D F N M : M S O P

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 Absolute Maximum Ratings ▓ Thermal Resistance Recommended Operating Conditions MIN NOM MAX UNIT Supply V oltage, VDD 2.5 5.5 V High-level input voltage, VI H 1.15 V Low-level input voltage, VIL 0.5 V Common-mode input voltage, VIC 0.5 V DD-0.8 V Operating free-air temperature, TA -40 85 °C Electrical Characteristics, TA=25°C Gain=1V/V EUA6205Symbol Parameter Conditions Min T yp Max. Unit |VOO| Output offset voltage (measured differentially) VI = 0V , VDD = 2.5V to 5.5V 9 mV PSRR Power supply rejection ratio VDD = 2.5V to 5.5V -84 -67 dB VDD = 5.5V , VIC = 0.5V to VDD-0.8 -79 -57 VDD = 3.6V , VIC = 0.5V to VDD-0.8 -79 -60 CMRR Common mode rejection range VDD = 2.5V , VIC = 0.5V to VDD-0.8 -66 dB VDD=5.5V 0.29 0.46 VDD=3.6V 0.21 VOL Low-level output voltage RL = 8Ω, V IN+ = VDD, VIN- = 0V or VIN+ = 0V , VIN- = VDD VDD=2.5V 0.17 0.26 V VDD=5.5V 4.8 5.1 VDD=3.6V 3.3 VOH High-level output voltage RL = 8Ω, V IN+ = VDD, VIN- = 0V or VIN+ = 0V , VIN- = VDD VDD=2.5V 2.1 2.25 V |IIH| High-level input current V DD = 5.5V , VI = 5.8V 1.2 µA |IIL| Low-level input current V DD = 5.5V , VI = -0.3V 1.2 µA IDD Supply current VDD = 2.5V to 5.5V , no load, Shutdown = VIH 3.4 mA IDD (SD) Supply current in shutdown mode Shutdown = VIL, VDD = 2.5V to 5.5V , No load 0.02 µA

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 Operating Characteristics, TA=25°C, Gain=1V/V , RL = 8Ω EUA6205 Symbol Parameter Conditions Min Typ Max. Unit VDD = 5.5V 1.25 VDD = 3.6V 0.63 PO Output power THD + N = 1%, f = 1kHz VDD = 2.5V 0.3 W VDD = 5V , PO = 1W, f = 1kHz 0.067 VDD = 3.6V , PO = 0.5W, f = 1kHz 0.065 THD+N Total harmonic distortion plus noise VDD = 2.5V , PO = 200mW, f = 1kHz 0.077 C(BYPASS) = 0.47µF, VDD = 5.5V CI = 2µF f = 217 Hz to 2 kHz -87.1 C(BYPASS) = 0.47µF, VDD = 3.6V CI = 2µF f = 217 Hz to 2 kHz -86.5 KSVR Supply ripple rejection ratio C(BYPASS) = 0.47µF, VDD = 2.5V CI = 2µF f = 217 Hz to 2 kHz -64 dB SNR Signal-to-noise ratio VDD = 5V , PO = 1W 108 dB No weighting 10 Vn Output voltage noise f = 20 Hz to 20 kHz A weighting 8 µVRMS VDD = 5.5V ,Gain = 4V/V , VICM = 200mVpp f = 20 Hz to 1 kHz -71.6 VDD = 3.6V ,Gain = 4V/V , VICM = 200mVpp f = 20 Hz to 1 kHz -71.9 CMRR Common mode rejection ratio VDD = 2.5V ,Gain = 4V/V , VICM = 200mVpp f = 20 Hz to 1 kHz -60 dB ZI Input impedance 2 M Ω ZO Output impedance Shutdown mode >10k Shutdown attenuation f = 20 Hz to 20 kHz, RF = RI = 20 kΩ -79 dB

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 thermal resistance of the application can be reduced, resulting in higher P DMAX. Additional copper foil can be added to any of the leads connected to the EUA6205. If T JMAX still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Selection Components Resistors (R F and RI) The input (R I) and feedback resistors (R F) set the gain of the amplifier according to Equation 2. R F and RI should range from 1k Ω to 100kΩ. Most graphs were taken with RF=RI=20 kΩ. Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched rations of resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized. Bypass Capacitor (CBYPASS) and Start-Up Time The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to V DD/2. Adding a capacitor to this pin filters any noise into this pin and increases the k SVR. C(BYPASS)also determines the rise time of VO+ and VO- when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. Although the output rise time depends on the bypass capacitor value, the device passes audio 4 µs after taken out of shutdown and the gain is slowly ramped up based on C (BYPASS). To minimize pops and clicks, design the circuit so the impedance (resistance and capacitance) detected by both inputs, IN+ and IN-, is equal. Input Capacitor (C The EUA6205 does not require input coupling capacitors if using a differential input source that is biased from 0.5 V to V DD - 0.8 V . Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors. In the single-ended input application an input capacitor, C I, is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C I and RI form a high-pass filter with the corner frequency determined in Equation 3. The value of C I is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R I is 10k Ω and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as Equation 4. In this example, C I is 0.16µF, so one would likely choose a value in the range of 0.22µF to 0.47µF. A further consideration for this capacitor is the leakage path from the input source through the input network (R I, CI) and the feedback resistor (RF) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at V DD/2, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application. Decoupling Capacitor (C The EUA6205 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1µF to 1 µF, placed as close as possible to the device V DD lead works best. For filtering lower frequency noise signals, a 10-µF or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device. I C I R 2π C f = C f I R 2π I C = IF /RRGain =

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7

Package Information

SYMBOLS MIN. MAX. MIN. MAX. A 0.70 0.80 0.028 0.031 A1 0.00 0.05 0.000 0.002 b 0.20 0.40 0.008 0.016 D 2.90 3.10 0.114 0.122 D1 2.30 0.090 E 2.90 3.10 0.114 0.122 E1 1.50 0.059 e 0.65 0.026 L 0.25 0.45 0.010 0.018 DETAIL A

D S 6 2 0 5 V e r 1 . 0 M a r . 2 0 0 7 Package Information (continued) MSOP-8 (FD) MILLIMETERS INCHES SYMBOLS MIN. MAX. MIN. MAX. A - 1.10 - 0.043 A1 0.00 0.15 0.000 0.006 D 3.00 0.118 E 4.70 5.10 0.185 0.201 E1 3.00 0.118 D1 1.70 0.067 E2 1.70 0.067 L 0.40 0.80 0.016 0.031 b 0.22 0.38 0.008 0.015 e 0.65 0.026 DETAILA A