EP5358LUI ENPIRION | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 14
Technical content
Features
- Integrated Inductor Technology
- 2.5mm x 2.25mm x 1.1mm uQFN package
- Total Solution Footprint < 15mm
- Low V OUT ripple for RF compatibility
- High efficiency, up to 93%
- 500mA continuous output current
- Less than 1µA standby current
- 5 MHz switching frequency
- 3 pin VID for glitch free voltage scaling
- V OUT Range 0.6V to VIN – 0.25V
- Short circuit and over current protection
- UVLO and thermal protection
- IC level reliability in a PowerSOC solution Application
- Wireless and RF applications
- Wireless broad band data cards
- Smart phone and portable media players
- Advanced Low Power Processors, DSP, IO, Memory, Video, Multimedia Engines VOUT 2.2uF PGND EP5358HUI ENABLE PVIN VS0 VS1 VS2 VSENSE VOUT 10uF AGND AVIN VIN Figure 2: Typical Application Schematic
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 2 www.enpirion.com
Ordering Information
Part Number Comment Package EP5358LUI LOW VID Range 16-pin QFN T&R EP5358HUI HIGH VID Range 16-pin QFN T&R EP5358LUI-E EP5358LUI Evaluation Board EP5358HUI-E EP5358HUI Evaluation Board Pin Assignments (Top View) PVIN AVIN ENABLE VS0 VS1 VS2 NC(SW) PGND PGND VFB VSENSE AGND VOUT VOUT NC(SW) NC(SW) EP5358LUI 16 15 Figure 3: EP5358LUI Pin Out Diagram (Top View) PVIN AVIN ENABLE VS0 VS1 VS2 NC(SW) PGND PGND NC VSENSE AGND VOUT VOUT NC(SW) NC(SW) EP5358HUI 16 15 Figure 4: EP5358HUI Pin Out Diagram (Top View) Pin Description PIN NAME FUNCTION 1, 15,
16 NC(SW)
NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. NC (SW) pins are not to be electrically connected to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage to the device. 2,3 PGND Power ground. Connect this pin to the ground electrode of the Input and output filter capacitors. 4 VFB/NC EP5358LUI: Feed back pin for external divider option. EP5358HUI: No Connect 5 VSENSE Sense pin for preset output voltages. Refer to application section for proper configuration. 6 AGND Analog ground. This is the quiet ground for the internal control circuitry, and the ground return for external feedback voltage divider 7, 8 VOUT Regulated Output Voltage. Refer to ap plication section for proper layout and decoupling. 9, 10, VS2, VS1, VS0 Output voltage select. VS2 = pin 9, VS1 = pin 10, VS0 = pin 11. EP5358LUI: Selects one of seven preset output voltages or an external resistor divider. EP5358HUI: Selects one of eight preset output voltages. (Refer to section on output voltage select for more details.)
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 3 www.enpirion.com PIN NAME FUNCTION 12 ENABLE Output Enable. Enable = logic high; Disable = logic low 13 AVIN Input power supply for the controller circuitry. 14 PVIN Input Voltage for the MOSFET switches. Absolute Maximum Ratings CAUTION: Absolute Maximum ratings ar e stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may cause permanent damage to the device. Exposur e to absolute maximum rated conditions for extended periods may affect device reliability. PARAMETER SYMBOL MIN MAX UNITS Input Supply Voltage VIN -0.3 6.0 V Voltages on: ENABLE, VSENSE, VSO – VS2 -0.3 V IN+ 0.3 V Voltages on: VFB (EP5358LUI) -0.3 2.7 V Maximum Operating Junction Temperature TJ-ABS 150 °C Storage Temperature Range TSTG -65 150 °C Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020C 260 °C ESD Rating (based on Human Body Mode) 2000 V Recommended Operating Conditions PARAMETER SYMBOL MIN MAX UNITS Input Voltage Range VIN 2.4 5.5 V Operating Ambient Temperature TA -40 +85 °C Operating Junction Temperature TJ -40 +125 °C Thermal Characteristics PARAMETER SYMBOL TYP UNITS Thermal Resistance: Junction to Ambient –0 LFM (Note 1) θJA 85 °C/W Thermal Overload Trip Point TJ-TP +155 °C Thermal Overload Trip Point Hysteresis 25 °C Note 1: Based on a four layer copper board and proper thermal design per JEDEC EIJ/JESD51 standards
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 4 www.enpirion.com
Electrical Characteristics
NOTE: TA = -40°C to +85°C unless otherwise noted. Typical values are at TA = 25°C, VIN = 3.6V. CIN = 2.2µF 0603 MLCC, COUT = 10µF 0805 MLCC PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS Operating Input Voltage Range VIN 2.4 5.5 V Under Voltage Lock-out – V IN Rising VUVLO_R 2.0 V Under Voltage Lock-out – V IN Falling VUVLO_F 1.9 V Drop Out Resistance R DO Input to Output Resistance 350 500 mΩ Output Voltage Range VOUT EP5358LUI (VDO = ILOAD X RDO) EP5358HUI 0.6 1.8 VIN-VDO 3.3 V Dynamic Voltage Slew Rate V SLEW EP5358LUI EP5358HUI 4
8 V/mS
Accuracy ΔVOUT TA = 25°C, VIN = 3.6V; ILOAD = 100mA ; 0.8V ≤ VOUT ≤ 3.3V -2 +2 % Line Regulation ΔVOUT_LINE 2.4V ≤ VIN ≤ 5.5V 0.03 %/V Load Regulation ΔVOUT_LOAD 0A ≤ ILOAD ≤ 600mA 0.48 %/A Temperature Variation ΔVOUT_TEMPL -40°C ≤ TA ≤ +85°C 24 ppm/°C Output Current IOUT 500 600 mA Shut-down Current I SD Enable = Low 0.75 µA OCP Threshold ILIM 2.4V ≤ VIN ≤ 5.5V 0.6V ≤ VOUT ≤ 3.3V 1.25 1.4 A Feedback Pin Voltage Initial Accuracy V FB TA = 25°C, VIN = 3.6V; ILOAD = 100mA ; 0.8V ≤ VOUT ≤ 3.3V .588 0.6 0.612 V Feedback Pin Input Current I FB Note 1 <100 nA VS0-VS2, Pin Logic Low V VSLO 0.0 0.3 V VS0-VS2, Pin Logic High V VSHI 1.4 VIN V VS0-VS2, Pin Input Current I VSX Note 1 <100 nA Enable Pin Logic Low V ENLO 0.3 V Enable Pin Logic High V ENHI 1.4 V Enable Pin Current I ENABLE Note 1 <100 nA Operating Frequency F OSC 5 MHz Soft Start Operation Soft Start Slew Rate ΔVSS EP5358HUI EP5358LUI 8
4 V/mS
Note 1: Parameter guaranteed by design
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 5 www.enpirion.com Typical Performance Characteristics 0 200 400 600 Load Current (mA) Efficiency (%) Efficiency vs. Load Current: VIN = 5.0V, VOUT (from top to bottom) = 3.3, 2.5, 1.8, 1.2V 0 200 400 600 Load Current (mA) Efficiency (%) Efficiency vs. Load Current: VIN = 3.7V, VOUT (from top to bottom) = 2.5, 1.8, 1.2V 0 200 400 600 Load Current (mA) Efficiency (%) Efficiency vs. Load Current: VIN = 3.3V, VOUT (from top to bottom) = 2.5, 1.8, 1.2V Start Up Waveform: VIN = 5.0V, VOUT = 3.3V; ILOAD = 10mA Start Up Waveform: VIN = 5.0V, VOUT = 3.3V; ILOAD = 1000mA
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 6 www.enpirion.com Shut-down Waveform: VIN = 5.0V, VOUT = 3.3V; ILOAD = 10mA Shut-down Waveform: VIN = 5.0V, VOUT = 3.3V; ILOAD = 500mA Output Ripple: VIN = 5.0V, VOUT = 1.2V, Load = 500mA Output Ripple: VIN = 5.0V, VOUT = 3.3V Load = 500mA Output Ripple: VIN = 3.3V, VOUT = 1.8V Load = 500mA Output Ripple: VIN = 3.3V, VOUT = 1.2V, Load = 500mA
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 7 www.enpirion.com Load Transient: VIN = 5.0V, VOUT = 1.2V Load stepped from 10mA to 500mA Load Transient: VIN = 3.3V, VOUT = 1.8V Load stepped from 10mA to 500mA
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 8 www.enpirion.com Functional Block Diagram PVIN ENABLE NC(SW) VSENSE VS0 VS1 VS2AVIN AGND Voltage Select DAC Switch VREF (+) (-) Error Amp VFB VOUT Package Boundry P-Drive N-Drive UVLO Thermal Limit Current Limit Soft Start Sawtooth Generator (+) (-) PWM Comp GND Logic Compensation Network EP5358UI Figure 5: Functional Block Diagram
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 9 www.enpirion.com Detailed Description Functional Overview The EP5358xUI require s only 2 small MLCC capacitors for a complete DC-DC converter solution. The device integrates MOSFET switches, PWM controller, Gate-drive, compensation, and inductor into a tiny 3mm x 3mm x 1.1mm micro-QFN package. Advanced package design, along with the high level of integration, provides very low output ripple and noise. The EP5358xUI uses voltage mode control for high noise immunity and load matching to advanced ≤90nm loads. A 3-pin VID allows the user to choose from one of 8 output voltage settings. The EP5358xUI comes with two VID output voltage ranges. The EP5358HUI provides V OUT settings from 1.8V to 3.3V, the EP 5358LUI provides VID settings from 0.8V to 1.5V, and also has an external resistor divi der option to program output setting over the 0.6V to V IN-0.25V range. The EP5358xUI pr ovides the industry’s highest power density of any 500mA DCDC converter solution. The key enabler of this revolutionary integration is Enpiri on’s proprietary power MOSFET technology. The advanced MOSFET switches are implement ed in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seem-less integrat ion of all switching, control, and compensation circuitry. The proprietary magnetics design provides high-density/high-value magnetics in a very small footprint. Enpirion magnetics are carefully matched to the control and compensation circuitry yielding an optimal solution with assured performance over the entire operating range. Protection features in clude under-voltage lock- out (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection. Integrated Inductor: Low-Noise Low-EMI The EP5358xUI utilizes a proprietary low loss integrated inductor. The integration of the inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit board. Further, the package layout is optimized to reduce the electrical path length for the high di/dT input AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DCDC converter design. Control Matched to sub 90nm Loads The EP5358xUI utilizes an integrated type III compensation network. Voltage mode control is inherently impedance matched to the sub 90nm process technology that is used in today’s advanced ICs. Voltage mode control also provides a high degr ee of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The very high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance. Soft Start Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the “ENABLE” pin is asserted “high”. Digital control circuitry limits the V OUT ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor. The EP5358HUI has a soft- start slew rate that is twice that of the EP5358LUI. Excess bulk capacitance on the output of the device can cause an over-current condition at startup. The maximum total capacitance on the output, including the output filter capacitor and bulk and decoupling capacitance, at the load, is given as: EP5358LUI:
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 10 www.enpirion.com COUT_TOTAL_MAX = COUT_Filter + COUT_BULK = 200uF EP5358HUI: COUT_TOTAL_MAX = COUT_Filter + COUT_BULK = 100uF The nominal value for C OUT is 10uF. See the applications section for more details. Over Current/Short Circuit Protection The current limit function is achieved by sensing the current flowing through a sense P- MOSFET which is compared to a reference current. When this leve l is exceeded the P- FET is turned off and the N-FET is turned on, pulling V OUT low. This condition is maintained for approximately 0.5mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat. Under Voltage Lockout During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the in put voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states. Enable The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation. NOTE: The ENABLE pin must not be left floating. Thermal Shutdown When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature t he thermal shutdown circuit turns off the co nverter output voltage thus allowing the device to cool. When the junction temperature dec reases by 15C°, the device will go through the normal startup process.
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 11 www.enpirion.com
Application Information
10μF 06032.2μF 0603 VOUT VOUT AGND ENABLE PGND AVIN Figure 6: Application Circuit, EP5358HUI,. VIN VSENSE PVIN VS1 VS2 VS0 10μF 06032.2μF 0603 VOUT VOUT AGND ENABLE VFB PGND AVIN Figure 7: Application Circuit, EP5358LUI, showing the VFB function. Output Voltage Programming The EP5358xUI utilizes a 3-pin VID to program the output voltage value. The VID is available in two sets of output VID programming ranges. The VID pins should be connected either to AVIN or to AGND to avoi d noise coupling into the device. The “Low” range is optim ized for low voltage applications. It comes with preset VID settings ranging from 0.80V and 1.5V. This VID set also has an external divider option. To specify this VID range, order part number EP5358LUI. The “High” VID set pr ovides output voltage settings ranging from 1.8V to 3.3V. This version does not have an external divider option. To specify this VID range, order part number EP5358HUI. Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected. NOTE: The VID pins must not be left floating. EP5358L Low VID Range Programming The EP5358LUI is designed to provide a high degree of flexibility in powering applications that require low V OUT settings and dynamic voltage scaling (DVS). The device employs a 3-pin VID architecture that allows the user to choose one of seven (7) preset output voltage settings, or the user can select an external voltage divider option. The VID pin settings can be changed on the fly to implement glitch- free voltage scaling. Table 1: EP5358LUI VID Voltage Select Settings VS2 VS1 VS0 VOUT 000 1 . 5 0 001 1 . 4 5 010 1 . 2 0 011 1 . 1 5 100 1 . 1 0 101 1 . 0 5 110 0 . 8
111 E X T
Table 1 shows the VS2-VS0 pin logic states for the EP5358LUI and the associated output voltage levels. A lo gic “1” indicates a connection to AVIN or to a “high” logic voltage level. A logic “0” indicates a connection to AGND or to a “low” logic voltage level. These pins can be either ha rdwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. EP5358LUI External Voltage Divider The external divider option is chosen by connecting VID pins VS2-VS0 to V IN or a logic “1” or “high”. The EP5358LUI uses a separate feedback pin, V FB, when using the external divider. V SENSE must be connected to V OUT as indicated in Figure 8 . The output voltage is selected by the following formula:
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 12 www.enpirion.com () Rb Ra OUT V V+ =1 6 . 0 VIN VSense VS0 VS2 EP5358L 10μF 0603 2.2uF 0603 VOUT VOUT AGND ENABLE Ra Rb VFB VS1 PGND AVIN PVIN Figure 8: EP5358LUI using external divider Ra must be chosen as 237KΩ to maintain loop gain. Then Rb is given as: Ω−= 6 . 0 10 2 . 1423 OUT b V x R VOUT can be programmed ov er the range of 0.6V to (VIN – 0.25V). NOTE: Dynamic Voltage Scaling is not allowed between internal preset voltages and external divider. EP5358HUI High VID Range Programming The EP5358HUI V OUT settings are optimized for higher nominal voltages such as those required to power IO, RF , or IC memory. The preset voltages range from 1.8V to 3.3V. There are eight (8) pr eset output voltage settings. The EP5358HUI does not have an external divider option. As with the EP5358LUI, the VID pi n settings can be changed while the device is enabled. Table 2 shows the VS0-VS2 pin logic states for the EP5358HUI and the associated output voltage levels. A lo gic “1” indicates a connection to AVIN or to a “high” logic voltage level. A logic “0” indicates a connection to AGND or to a “low” logic voltage level. These pins can be either ha rdwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. These pins must not be left floating. Table 2: EP5358HUI VID Voltage Select Settings VS2 VS1 VS0 VOUT 000 3 . 3 001 3 . 0 010 2 . 9 011 2 . 6 100 2 . 5 101 2 . 2 110 2 . 1 111 1 . 8 Input Filter Capacitor The input filter capacitor requirement is a 2.2µF 0603 low ESR MLCC capacitor. The input capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with fre quency, bias, and with temperature, and are not suitable for switch- mode DC-DC converter input filter applications. Output Filter Capacitor The output filter capacitor requirement is a minimum of 10µF 0603 MLCC for VIN<4.3V and 10uF 0805 for VIN>4.3V. Ripple performance can be improved by using 2x10µF 0603 MLCC capacitors (for any allowed VIN). The maximum output filter capacitance next to the output pins of the device is 60µF low ESR MLCC capacitance. V OUT has to be sensed at the last output filter capacitor next to the EP5358xUI. Additional bulk capacitance for decoupling and bypass can be placed at the load as long as there is sufficient separation between the V OUT Sense point and the bulk capacitance. Excess total capacitance on the output (Output Filter + Bulk) can cause an over-current condition at startup. Refer to the section on Soft-Start for the maximum total capacitance on the output. The output capacitor mu st use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch- mode DC-DC converter output filter applications.
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 13 www.enpirion.com Recommended PCB Footprint Figure 9: EP5358 Package PCB Footprint
03541 5/29/2009 Rev:A EP5358LUI/EP5358HUI ©Enpirion 2009 all rights reserved, E&OE 14 www.enpirion.com Package and Mechanical Figure 10: EN5358xQI Package Dimensions Contact Information Enpirion, Inc. Perryville III
53 Frontage Road Suite 210
Hampton, NJ 08827 Phone: +1 908-894-6000 Fax: +1 908-894-6090 Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion.