DSC2011 MICREL | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
Features
Low RMS Phase Jitter: <1 ps (typ) High Stability: ±10, ±25, ±50 ppm Wide Temperature Range o Automotive: -55° to 125° C o Ext. Industrial: -40° to 105° C o Industrial: -40° to 85° C o Ext. commercial: -20° to 70° C High Supply Noise Rejection: -50 dBc Two Independent CMOS Outputs Pin-Selectable Configurations o 2-bit Output Drive Strength o 3-bit Output Frequency Combinations Short Lead Times: 2 Weeks Wide Freq. Range: o CMOS Output: 2.3 to 170 MHz Miniature Footprint of 3.2x2.5mm Excellent Shock & Vibration Immunity o Qualified to MIL-STD-883 High Reliability o 20x better MTF than quartz oscillators Supply Range of 2.25 to 3.6 V Lead Free & RoHS Compliant
Applications
Consumer Electronics Storage Area Networks o SATA, SAS, Fibre Channel Passive Optical Networks o EPON, 10G-EPON, GPON, 10G-PON Ethernet o 1G, 10GBASE-T/KR/LR/SR, and FCoE HD/SD/SDI Video & Surveillance PCI Express
1 Enable I Enables outputs when high and disables when low
2 NC NA Leave unconnected or grounded
3 O2S0 I Least significant bit for drive strength selection for Output 2
4 GND Power Ground
5 FS0 I Least significant bit for frequency selection
6 FS1 I Middle bit for frequency selection
7 FS2 I Most significant bit for frequency selection
8 Output1 O CMOS output 1
9 O1S0 I Least significant bit for drive strength selection for output 1
10 O1S1 I Most significant bit for drive strength selection for output 1
11 Output2 O CMOS output 2
12 VDD2 Power Power Supply for Output 2
13 VDD Power Power Supply
14 O2S1 I Most significant bit for drive strength selection for output 2
dividers from the output of the internal PLL . customer defined versions of the DSC2011.
- VDD2 must be equal to or less than VDD at
VDD, the DSC2011 is in operational mode. output drivers (hi-impedance mode). at VDD=3.3V and room temperature. Table 1. Rise/Fall times for drive strengths
used in conjunction with the ordering code above. Customer defined combinations are available. Table 2. Pre-programmed pin-selectable output frequency combinations the device will output the associated frequency highlighted in Bold. 0* – denotes invalid selection, output frequency is not specified.
DSC2011 Page 4 MK-Q-B-P-D-12042602-2 DSC2011 Low-Jitter Configurable Dual CMOS Oscillator Absolute Maximum Ratings Item Min Max Unit Condition Supply Voltage -0.3 +4.0 V Input Voltage -0.3 VDD+0.3 V Junction Temp - +150 °C Storage Temp -55 +150 °C Soldering Temp - +260 °C 40sec max. ESD HBM MM CDM 4000 400 1500 V Note: 1000+ years of data retention on internal memory Ordering Code Specifications (Unless specified otherwise: T=25° C, max CMOS drive strength) Notes: 1. Pin 4 VDD should be filtered with 0.01uf capacitor. 2. Output is enabled if Enable pad is floated or not connected. 3. tsu is time to 100PPM stable output frequency after VDD is applied and outputs are enabled. 4. Output Waveform and Test Circuit figures below define the parameters. 5. Period Jitter includes crosstalk from adjacent output. Parameter Condition Min. Typ. Max. Unit Supply Voltage1 VDD 2.25 3.6 V Supply Current IDD EN pin low – outputs are disabled 21 23 mA Supply Current2 IDD EN pin high – outputs are enabled CL=15pF, FO1=FO2=125 MHz 32 mA Frequency Stability Δf Includes frequency variations due to initial tolerance, temp. and power supply voltage ±10 ±25 ±50 ppm Aging Δf 1 year @25°C ±5 ppm Startup Time3 tSU T=25°C 5 ms Input Logic Levels Input logic high Input logic low VIH VIL 0.75xVDD 0.25xVDD V Output Disable Time4 tDA 5 ns Output Enable Time tEN 20 ns Pull-Up Resistor2 Pull-up exists on all digital IO 40 kΩ CMOS Outputs Output Logic Levels Output logic high Output logic low VOH VOL I=±6mA 0.9xVDD 0.1xVDD V Output Transition time4 Rise Time Fall Time tR tF 20% to 80% CL=15pf 1.1 1.4 ns Frequency f0 Commercial/Industrial temp range Automotive temp range 2.3 170
100 MHz
Output Duty Cycle SYM 45 55 % Period Jitter5 JPER FO1=FO2=125 MHz 3 psRMS Integrated Phase Noise JCC 200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz 0.3 0.38 1.7 psRMS DSC2011 xxxxx Freq (MHz) See Freq. table Packing T: Tape & Reel : Tube F I 2 Package F: 3.2x2.5mm Temp Range E: -20 to 70 I: -40 to 85 L: -40 to 105 M: -55 to 125 Stability 1: ±50ppm 2: ±25ppm 5: ±10ppm T
DSC2011 Page 5 MK-Q-B-P-D-12042602-2 DSC2011 Low-Jitter Configurable Dual CMOS Oscillator Nominal Performance Parameters (Unless specified otherwise: T=25° C, VDD=3.3 V) CMOS Phase jitter (integrated phase noise) Output Waveform: CMOS 0.0 0.5 1.0 1.5 2.0 2.5 0 200 400 600 800 1000 Phase Jitter (ps RMS) Low-end of integration BW: x kHz to 20 MHz 25MHz-CMOS 50MHz-CMOS 106MHz-CMOS 125MHz-CMOS VOH VOL VIL 1/fo Output Enable tDA tEN tF tR VIH
DSC2011 Page 6 MK-Q-B-P-D-12042602-2 DSC2011 Low-Jitter Configurable Dual CMOS Oscillator Solder Reflow Profile Package Dimensions 3.2 x 2.5 mm 14 Lead Plastic Package Disclaimer: Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel’s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. MICREL, Inc. ● 2180 Fortune Drive, San Jose, California 95131 ● USA Phone: +1 (408) 944-0800 ● Fax: +1 (408) 474-1000 ● Email: hbwhelp@micrel.com ● www.micrel.com MSL 1 @ 260°C refer to JSTD-020C Ramp-Up Rate (200°C to Peak Temp) 3°C/Sec Max. Preheat Time 150°C to 200°C 60-180 Sec Time maintained above 217°C 60-150 Sec Peak Temperature 255-260°C Time within 5°C of actual Peak 20-40 Sec Ramp-Down Rate 6°C/Sec Max. Time 25°C to Peak Temperature 8 min Max. 60-150 Sec 20-40 Sec 60-180 Sec 8 min max Pre heat Reflow Cool Time Temperature (°C) 3C/Sec Max. 6C/Sec Max. 200°C 217°C 150°C 25°C 260°C 3C/Sec Max. 60-150 Sec 20-40 Sec 60-180 Sec 8 min max Pre heat Reflow Cool Time Temperature (°C) 3C/Sec Max. 6C/Sec Max. 200°C 217°C 150°C 25°C 260°C 60-150 Sec 20-40 Sec 60-180 Sec 8 min max Pre heat Reflow Cool Time Temperature (°C) 3C/Sec Max. 6C/Sec Max. 200°C 217°C 150°C 25°C 260°C 3C/Sec Max.