DS92LV1023TMSA/NOPB

DS92LV1023_15 TI1 | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 19

Technical content

(40 MHz to 66 MHz) TCLK_R/F D IN

10 D O+

(40 MHz to 66 MHz) RCLK_R/F NRND DS92LV1023 www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 DS92LV102340-66MHz10BitBusLVDSSerializer Check forSamples: DS92LV1023 1FEATURES DESCRIPTION The DS92LV1023 isa 400 to660 Mb/s serializerfor 2• 40–66 MHz Single10:1Serializerwith400–660 high-speed unidirectionalserialdata transmissionMb/s Throughput over FR-4 printedcircuitboard backplanes and• Robust Bus LVDS SerialData Transmission balancedcopper cables.Ittransformsa 10-bitwide withEmbedded Clock forExceptionalNoise parallelLVCMOS/LVTTL data bus intoa singlehigh Immunity and Low EMI speed Bus LVDS serialdata stream withembedded clock.This singleserialdata stream simplifiesPCB• Ensured TransitionEvery Data TransferCycle design and reduces PCB cost by narrowingdata• Low Power Consumption < 250 mW (typ)@ 66 paths thatin turnreduce PCB sizeand number ofMHz layers.The singleserialdata stream also reduces

• SingleDifferentialPairEliminatesMultichannel cablesize,thenumber ofconnectors,and eliminates Skew clock-to-dataand data-to-dataskew.
• Flow-throughPinoutforEasy PCB Layout The DS92LV1023 works well with any Texas Instruments'Bus LVDS 10–bitdeserializerwithinits• Programmable Edge Triggeron Clock specifiedfrequencyoperatingrange.Itfeatureslow• High Impedance on DriverOutputs When power consumption,pin selectableedge triggeronPower isOff clock,and high impedance outputsin power down• Bus LVDS SerialOutput Rated for27Ω Load mode.
• Small 28-leadSSOP Package The DS92LV1023 was designedwiththeflow-through pinoutand is availablein a space saving28–lead SSOP package. Block Diagram Figure1. Pleasebe aware thatan importantnoticeconcerningavailability,standardwarranty,and use incriticalapplicationsof Texas Instrumentssemiconductorproductsand disclaimerstheretoappearsattheend ofthisdatasheet. 2Alltrademarksarethepropertyoftheirrespectiveowners. PRODUCTION DATA informationiscurrentas ofpublicationdate. Copyright© 2000–2013,Texas InstrumentsIncorporatedProductsconform to specificationsper the terms of the Texas Instrumentsstandardwarranty.Productionprocessingdoes not necessarilyincludetestingofallparameters.

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com Application Figure2. FunctionalDescription The DS92LV1023 isa 10-bitSerializerdevicewhich togetherwitha compatibledeserializer(i.e.DS92LV1224) forms a chipsetdesignedto transmitdata over FR-4 printedcircuitboard backplanesand balancedcopper cablesatclockspeeds from40 to66 MHz. The chipsethas threeactivestatesof operation:Initialization,Data Transfer,and Resynchronization;and two passivestates:Powerdown and TRI-STATE. The followingsectionsdescribeeach operationand passivestate. Initialization Initializationofbothdevicesmust occurbeforedatatransmissionbegins.Initializationreferstosynchronizationof the Serializerand DeserializerPLL's to localclocks,which may be the same or separate.Afterwards, synchronizationoftheDeserializertoSerializeroccurs. Step 1:When you applyVCC tobothSerializerand/orDeserializer,therespectiveoutputsenterTRI-STATE, and on-chippower-oncircuitrydisablesinternalcircuitry.When VCC reachesVCC OK (2.5V)thePLL ineach device beginslockingtoa localclock.For theSerializer,thelocalclockisthetransmitclock(TCLK) providedby the sourceASIC orotherdevice.FortheDeserializer,you must applya localclocktotheREFCLK pin. The Serializeroutputsremain in TRI-STATE whilethe PLL locksto the TCLK. Afterlockingto TCLK, the Serializerisnow readytosend dataorSYNC patterns,dependingon thelevelsoftheSYNC1 and SYNC2 inputs or a datastream.The SYNC patternsentby theSerializerconsistsofsixones and sixzerosswitchingatthe inputclockrate. Note thatthe DeserializerLOCK outputwillremain highwhileitsPLL locksto the incomingdata or to SYNC patternson theinput. Step 2:The DeserializerPLL must synchronizetotheSerializertocompleteinitialization.The Deserializerwill locktonon-repetitivedatapatterns.However,thetransmissionofSYNC patternsenablestheDeserializertolock totheSerializersignalwithina specifiedtime.See Figure9. The user'sapplicationdeterminescontrolof the SYNC1 and SYNC 2 pins.One recommendationisa direct feedbackloopfrom the LOCK pin.Under allcircumstances,the SerializerstopssendingSYNC patternsafter bothSYNC inputsreturnlow. When theDeserializerdetectsedge transitionsattheBus LVDS input,itwillattempttolocktotheembedded clockinformation.When theDeserializerlockstotheBus LVDS clock,theLOCK outputwillgo low.When LOCK islow,theDeserializeroutputsrepresentincomingBus LVDS data.

2 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 Data Transfer Afterinitialization,theSerializerwillacceptdatafrom inputsDIN0–DIN9. The Serializeruses theTCLK inputto latchincomingData. The TCLK_R/ F pin selectswhich edge the Serializeruses to strobeincomingdata. TCLK_R/ F highselectstherisingedge forclockingdataand low selectsthefallingedge.IfeitheroftheSYNC inputsishighfor5*TCLK cycles,thedataatDIN0-DIN9 isignoredregardlessofclockedge. Afterdeterminingwhich clockedge touse,a startand stopbit,appended internally,frame thedatabitsinthe register.The startbitisalways high and the stop bitisalways low.The startand stop bitsfunctionas the embedded clockbitsintheserialstream. The Serializertransmitsserializeddataand clockbits(10+2 bits)from theserialdataoutput(DO ±) at12 times theTCLK frequency.For example,ifTCLK is66 MHz, theserialrateis66 × 12 = 792 Mega-bits-per-second. Sinceonly10 bitsarefrominputdata,theserial“payload”rateis10 timestheTCLK frequency.For instance,if TCLK = 66 MHz, thepayloaddatarateis66 × 10 = 660 Mbps. The datasourceprovidesTCLK and must be in therangeof40 MHz to66 MHz nominal. The Serializeroutputs(DO ±) can drivea point-to-pointconnectionor in limitedmulti-pointor multi-drop backplanes.The outputstransmitdata when the enablepin(DEN) ishigh,PWRDN = high,and SYNC1 and SYNC2 arelow.When DEN isdrivenlow,theSerializeroutputpinswillenterTRI-STATE. When the Deserializersynchronizesto the Serializer,the LOCK pin is low.The Deserializerlocksto the embedded clockand uses ittorecovertheserializeddata.ROUT dataisvalidwhen LOCK islow.Otherwise ROUT0 –ROUT9 isinvalid. The ROUT0-ROUT9 pinsuse theRCLK pinas thereferencetodata.The polarityoftheRCLK edge iscontrolled by theRCLK_R/ F input. ROUT(0-9),LOCK and RCLK outputswilldrivea maximum ofthreeCMOS inputgates(15 pF load)witha 66 MHz clock. Resynchronization When theDeserializerPLL lockstotheembedded clockedge,theDeserializerLOCK pinassertsa low.Ifthe Deserializerloseslock,theLOCK pinoutputwillgo highand theoutputs(includingRCLK) willenterTRI-STATE. The user'ssystem monitorstheLOCK pintodetecta lossofsynchronization.Upon detection,thesystem can arrangetopulsetheSerializerSYNC1 or SYNC2 pintoresynchronize.Multipleresynchronizationapproaches are possible.One recommendationistoprovidea feedbackloopusingtheLOCK pinitselftocontrolthesync requestoftheSerializer(SYNC1 or SYNC2). Dual SYNC pinsare providedformultiplecontrolina multi-drop application.Sending sync patternsforresynchronizationisdesirablewhen locktimeswithina specifictimeare critical.However,theDeserializercan locktorandom data,whichisdiscussedinthenextsection. Random Lock Initializationand Resynchronization The initializationand resynchronizationmethods describedintheirrespectivesectionsare the fastestways to establishthelinkbetween theSerializerand Deserializer.However, theDS92LV1224 can attainlocktoa data streamwithoutrequiringtheSerializertosend specialSYNC patterns.ThisallowstheDS92LV1224 tooperatein “open-loop” applications.Equallyimportantisthe Deserializer'sabilityto supporthot insertionintoa running backplane.Intheopen looporhotinsertioncase,we assume thedatastreamisessentiallyrandom.Therefore, because locktimevariesdue to data stream characteristics,we cannotpossiblypredictexactlocktime.The primaryconstrainton the “random” locktimeisthe initialphase relationbetween the incomingdata and the REFCLK when theDeserializerpowers up.As describedinthenextparagraph,thedatacontainedinthedata streamcan alsoaffectlocktime. Ifa specificpatternisrepetitive,theDeserializercouldenter“falselock”-falselyrecognizingthedatapatternas theclockingbits.We refertosuch a patternas a repetitivemulti-transition,RMT. Thisoccurswhen more than one Low-Hightransitiontakesplaceina clockcycleovermultiplecycles.Thisoccurswhen any bit,exceptDIN 9, isheld at a low stateand the adjacentbitisheld high,creatinga 0-1 transition.In the worstcase,the Deserializercouldbecome lockedtothedatapatternratherthantheclock.CircuitrywithintheDS92LV1224 can detectthatthe possibilityof “falselock” exists.The circuitryaccomplishesthisby detectingmore than one Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 3 ProductFolderLinks:DS92LV1023

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com potentialpositionforclockingbits.Upon detection,the circuitrywillpreventthe LOCK outputfrom becoming activeuntilthe potential“falselock” patternchanges. The falselockdetectcircuitryexpectsthe data will eventuallychange,causingtheDeserializertoloselocktothedatapatternand thencontinuesearchingforclock bitsintheserialdatastream.GraphicalrepresentationsofRMT are shown inFigure3.PleasenotethatRMT onlyappliestobitsDIN0-DIN8. Powerdown When no data transferoccurs,you can use the Powerdown state.The Serializerand Deserializeruse the Powerdown state,a low power sleepmode, toreducepower consumption.The DeserializerentersPowerdown when you drivePWRDN and REN low.The SerializerentersPowerdown when you drivePWRDN low.In Powerdown, thePLL stopsand theoutputsenterTRI-STATE, which disablesloadcurrentand reducessupply currenttothemilliampererange.To exitPowerdown, you must drivethePWRDN pinhigh. Beforevaliddataexchanges between theSerializerand Deserializer,you must reinitializeand resynchronizethe devicestoeach other.InitializationoftheSerializertakes510 TCLK cycles.The Deserializerwillinitializeand assertLOCK highuntillocktotheBus LVDS clockoccurs. TRI-STATE The SerializerentersTRI-STATE when theDEN pinisdrivenlow.Thisputsbothdriveroutputpins(DO+ and DO −)intoTRI-STATE. When you driveDEN high,theSerializerreturnstothepreviousstate,as longas allother controlpinsremainstatic(SYNC1, SYNC2, PWRDN, TCLK_R/ F). When you drivethe REN pinlow,the DeserializerentersTRI-STATE. Consequently,the receiveroutputpins (ROUT0 –ROUT9) and RCLK willenterTRI-STATE. The LOCK outputremainsactive,reflectingthestateofthe PLL. DIN0 Held Low-DIN1 Held High Createsan RMT Pattern DIN4 Held Low-DIN5 Held High Createsan RMT Pattern DIN8 Held Low-DIN9 Held High Createsan RMT Pattern Figure3.RMT PatternsSeen on theBus LVDS SerialOutput These deviceshave limitedbuilt-inESD protection.The leadsshouldbe shortedtogetherorthedeviceplacedinconductivefoam duringstorageorhandlingtopreventelectrostaticdamage totheMOS gates.

4 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 AbsoluteMaximum Ratings (1)(2) SupplyVoltage(VCC ) −0.3Vto+4V LVCMOS/LVTTL InputVoltage −0.3Vto(VCC +0.3V) LVCMOS/LVTTL OutputVoltage −0.3Vto(VCC +0.3V) Bus LVDS DriverOutputVoltage −0.3Vto+3.9V Bus LVDS OutputShortCircuit Duration 10mS JunctionTemperature +150°C StorageTemperature −65°C to+150°C Lead Temperature(Soldering,4 seconds) +260°C Maximum Package Power DissipationCapacity @ 25°C Package: 28L SSOP 1.27W Package Derating: 10.3mW/ °C above 28L SSOP +25°C θja 97°C/W θjc 27°C/W ESD Rating HBM (1.5kOhm,100pF) >1kV MM > 250V (1) “AbsoluteMaximum Ratings”arethosevaluesbeyond whichthesafetyofthedevicecannotbe verified.They arenotmeant toimply thatthedevicesshouldbe operatedattheselimits.The tableof“ElectricalCharacteristics”specifiesconditionsofdeviceoperation. (2) IfMilitary/Aerospacespecifieddevicesarerequired,pleasecontacttheTISalesOffice/Distributorsforavailabilityand specifications. Recommended OperatingConditions Min Nom Max Units SupplyVoltage(VCC ) 3.0 3.3 3.6 V OperatingFreeAir Temperature(TA) −40 +25 +85 °C SupplyNoiseVoltage (VCC ) 100 mV P-P ElectricalCharacteristics(1) Over recommended operatingsupplyand temperaturerangesunlessotherwisespecified. Parameter TestConditions Min Typ (2) Max Units SERIALIZER LVCMOS/LVTTL DC SPECIFICATIONS (applytoDIN0-9,TCLK, PWRDN, TCLK_R/ F,SYNC1, SYNC2, DEN) VIH HighLevelInputVoltage 2.0 VCC V VIL Low LevelInputVoltage GND 0.8 V VCL InputClamp Voltage ICL = −18 mA -0.86 −1.5 V IIN InputCurrent VIN = 0V or3.6V −10 ±1 +10 μA SERIALIZER Bus LVDS DC SPECIFICATIONS (applytopinsDO+ and DO −) VOD OutputDifferentialVoltage(DO+)–(DO −) RL = 27Ω,See Figure12 200 290 mV ΔVOD OutputDifferentialVoltageUnbalance 35 mV VOS OffsetVoltage 1.05 1.1 1.3 V ΔVOS OffsetVoltageUnbalance 4.8 35 mV IOS OutputShortCircuitCurrent D0 = 0V,DIN = High,PWRDN and DEN = −56 −90 mA 2.4V IOZ TRI-STATE OutputCurrent PWRDN orDEN = 0.8V,DO = 0V orVCC −10 ±1 +10 μA IOX Power-OffOutputCurrent VCC = 0V,DO=0V or3.6V −20 ±1 +25 μA (1) Currentintodevicepinsisdefinedas positive.Currentoutofdevicepinsisdefinedas negative.Voltagesarereferencedtoground exceptVOD, ΔVOD, VTH and VTL whicharedifferentialvoltages. (2) TypicalvaluesaregivenforVCC = 3.3Vand TA = +25°C. Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 5 ProductFolderLinks:DS92LV1023

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com ElectricalCharacteristics(1)(continued) Over recommended operatingsupplyand temperaturerangesunlessotherwisespecified. Parameter TestConditions Min Typ (2) Max Units SERIALIZER SUPPLY CURRENT (applytopinsDVCC and AVCC) ICCD SerializerSupplyCurrent RL = 27Ω f= 40 MHz 47 60 mA WorstCase See Figure4 f= 66 MHz 75 90 mA ICCXD SerializerSupplyCurrentPowerdown PWRDN = 0.8V 47 500 μA SerializerTiming Requirements forTCLK Over recommended operatingsupplyand temperaturerangesunlessotherwisespecified. Parameter TestConditions Min Typ (1) Max Units tTCP TransmitClockPeriod 15.15 T 25.0 nS tTCIH TransmitClockHighTime 0.4T 0.5T 0.6T nS tTCIL TransmitClockLow Time 0.4T 0.5T 0.6T nS tCLKT TCLK InputTransitionTime 3 6 nS tJIT TCLK InputJitter 150 pS (RMS) (1) TypicalvaluesaregivenforVCC = 3.3Vand TA = +25°C. SerializerSwitchingCharacteristics Over recommended operatingsupplyand temperaturerangesunlessotherwisespecified. Parameter TestConditions Min Typ (1) Max Units tLLHT Bus LVDS Low-to-High R L = 27Ω 0.2 0.4 nS TransitionTime C L=10pF toGND See Figure5tLHLT Bus LVDS High-to-LowTransitionTime 0.25 0.4 nSSee (2) tDIS DIN (0-9)SetuptoTCLK R L = 27Ω, 0 nS C L=10pF toGNDtDIH DIN (0-9)HoldfromTCLK 4.0 nSSee Figure7 tHZD DO ± HIGH to R L = 27Ω, 3 10 nSTRI-STATE Delay C L=10pF toGND See Figure8tLZD DO ± LOW toTRI-STATE Delay 3 10 nSSee (3) tZHD DO ± TRI-STATE toHIGH Delay 5 10 nS tZLD DO ± TRI-STATE toLOW Delay 6.5 10 nS tSPW SYNC PulseWidth R L = 27Ω 5*tTCP nS Figure10tPLD SerializerPLL Lock Time 510*tTCP 513*tTCP nS tSD SerializerDelay R L = 27Ω,Figure11 tTCP + 1.0 tTCP + 2.0 tTCP + 3.0 nS tDJIT DeterministicJitter R L = 27Ω, 40 MHz -320 -80 150 pS C L=10pF 66 MHz -200 -70 80 pStoGND, (4) tRJIT Random Jitter R L = 27Ω, 19 25 pS C L=10pF toGND (RMS) (1) TypicalvaluesaregivenforVCC = 3.3Vand TA = +25°C. (2) tLLHT and tLHLT specificationsareGuranteedBy Design(GBD) usingstatisticalanalysis. (3) Because theSerializerisinTRI-STATE mode, theDeserializerwilllosePLL lockand have toresynchronizebeforedatatransfer. (4) tDJIT specificationsareGuranteedBy Designusingstatisticalanalysis.

6 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 AC TIMING DIAGRAMS AND TEST CIRCUITS Figure4. “Worst Case ” SerializerICC TestPattern Figure5. SerializerBus LVDS Output Load and TransitionTimes Figure6. SerializerInputClock TransitionTime Timingshown forTCLK_R/ F = LOW Figure7. SerializerSetup/HoldTimes Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 7 ProductFolderLinks:DS92LV1023

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com Figure8. SerializerTRI-STATE TestCircuitand Timing Figure9. SerializerPLL Lock Time,and PWRDN TRI-STATE Delays

8 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 Figure10. SYNC Timing Delays Figure11. SerializerDelay VOD = (DO +)–(DO −). Differentialoutputsignalisshown as (DO+)–(DO −),deviceinData Transfermode. Figure12. VOD Diagram Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 9 ProductFolderLinks:DS92LV1023

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com

APPLICATION INFORMATION

USING THE SERIALIZER AND DESERIALIZER CHIPSET The Serializerand Deserializerchipsetisan easy to use transmitterand receiverpairthatsends 10 bitsof parallelLVTTL dataovera serialBus LVDS linkup to660 Mbps. An on-boardPLL serializestheinputdataand embeds two clockbitswithinthedatastream.The Deserializeruses a separatereferenceclock(REFCLK) and an onboard PLL toextracttheclockinformationfrom theincomingdatastreamand thendeserializethedata. The Deserializermonitorstheincomingclockinformation,determineslockstatus,and assertstheLOCK output highwhen lossoflockoccurs. POWER CONSIDERATIONS An allCMOS designoftheSerializerand Deserializermakes them inherentlylow power devices.Inaddition,the constantcurrentsource natureof the Bus LVDS outputsminimizesthe slopeof the speed vs.ICC curve of conventionalCMOS designs. TRANSMITTING DATA Once you power up theSerializerand Deserializer,theymust be phase lockedtoeach othertotransmitdata. Phase lockingoccurswhen theDeserializerlockstoincomingdataor when theSerializersends patterns.The Serializersends SYNC patternswhenever the SYNC1 or SYNC2 inputsare high.The LOCK outputof the Deserializerremainshighuntilithas lockedto the incomingdata stream.ConnectingtheLOCK outputof the Deserializerto one of the SYNC inputsof the Serializerwillensure thatenough SYNC patternsare sentto achieveDeserializerlock. The Deserializercan alsolocktoincomingdataby simplypoweringup thedeviceand allowingthe“random lock” circuitrytofindand locktothedatastream. WhiletheDeserializerLOCK outputislow,dataattheDeserializeroutputs(ROUT0-9) isvalid,exceptforthe specificcase oflossoflockduringtransmission. HOT INSERTION Allthe BLVDS devicesare hot pluggableifyou followa few rules.When inserting,ensure the Ground pin(s) makes contactfirst,then the VCC pin(s),and then the I/O pins.When removing,the I/O pins should be unpluggedfirst,thentheVCC, thentheGround.Random lockhotinsertionisillustratedinFigure13. PCB CONSIDERATIONS The Bus LVDS Serializerand Deserializershouldbe placedas closeto the edge connectoras possible.In multipleDeserializerapplications,thedistancefrom theDeserializertotheslotconnectorappearsas a stubto theSerializerdrivingthebackplanetraces.Longer stubslowertheimpedance ofthebus,increasetheloadon theSerializer,and lowerthethresholdmarginattheDeserializers.Deserializerdevicesshouldbe placedmuch lessthan one inchfrom slotconnectors.Because transitiontimesare very faston the SerializerBus LVDS outputs,reducingstublengthsas much as possibleisthebestmethod toensuresignalintegrity. TRANSMISSION MEDIA The Serializerand Deserializercan alsobe used inpoint-to-pointconfigurationofa backplane,througha PCB trace,or throughtwistedpaircable.In point-to-pointconfiguration,the transmissionmedia need only be terminatedat the receiverend. Please note thatin point-to-pointconfiguration,the potentialof offsettingthe ground levelsof the Serializervs.the Deserializermust be considered.Also,Bus LVDS providesa +/− 1.2V common mode rangeatthereceiverinputs.

10 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013 Figure13. Random Lock Hot Insertion Pin Diagram Figure14. DS92LV1023TMSA -Serializer See Package Number DB0028A SERIALIZER PIN DESCRIPTIONS Pin Name No. I/O Description DIN 3–12 I Data Input.LVTTL levelsinputs.Data on thesepinsareloadedintoa 10-bitinputregister. TCLK_R/ F 13 I TransmitClockRising/Fallingstrobeselect.LVTTL levelinput.SelectsTCLK activeedge for strobingofDIN data.Highselectsrisingedge.Low selectsfallingedge. DO+ 22 O + SerialData Output.Non-invertingBus LVDS differentialoutput. DO − 21 O − SerialData Output.InvertingBus LVDS differentialoutput. DEN 19 I SerialData OutputEnable.LVTTL levelinput.A low,putstheBus LVDS outputsinTRI-STATE. PWRDN 24 I Powerdown. LVTTL levelinput.PWRDN drivenlowshutsdown thePLL and TRI-STATEs outputs puttingthedeviceintoa lowpower sleepmode. TCLK 14 I TransmitClock.LVTTL levelinput.Inputfor40 MHz –66 MHz (nominal)systemclock. SYNC 1,2 I AssertionofSYNC (high)foratleast1024 synchronizationsymbolstobe transmittedon theBus LVDS serialoutput.Synchronizationsymbolscontinuetobe sentifSYNC continuesasserted.TTL levelinput.The two SYNC pinsareORed. DVCC 27,28 I DigitalCircuitpower supply. DGND 15,16 I DigitalCircuitground. Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 11 ProductFolderLinks:DS92LV1023

SNLS049D –MAY 2000–REVISED APRIL 2013 www.ti.com SERIALIZER PIN DESCRIPTIONS (continued) Pin Name No. I/O Description AVCC 17,26 I Analogpower supply(PLL and AnalogCircuits). AGND 18,25,20, I Analogground(PLL and AnalogCircuits).

12 SubmitDocumentationFeedback Copyright© 2000–2013,Texas InstrumentsIncorporated

ProductFolderLinks:DS92LV1023

www.ti.com SNLS049D –MAY 2000–REVISED APRIL 2013

REVISION HISTORY

Changes from RevisionC (April2013)toRevisionD Page Copyright© 2000–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 13 ProductFolderLinks:DS92LV1023

www.ti.com 1-Nov-2015 Addendum-Page 1 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples DS92LV1023TMSA NRND SSOP DB 28 47 TBD Call TI Call TI DS92LV1023T MSA DS92LV1023TMSA/NOPB NRND SSOP DB 28 47 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR DS92LV1023T MSA DS92LV1023TMSAX OBSOLETE SSOP DB 28 TBD Call TI Call TI DS92LV1023T MSA DS92LV1023TMSAX/NOPB NRND SSOP DB 28 2000 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR DS92LV1023T MSA (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

www.ti.com 1-Nov-2015 Addendum-Page 2 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant DS92LV1023TMSAX/NOP B PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 Pack Materials-Page 1

*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS92LV1023TMSAX/NOP B SSOP DB 28 2000 367.0 367.0 38.0 PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 Pack Materials-Page 2

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 4040065 /E 12/01

28 PINS SHOWN

8,20 7,40 0,55 0,95 0,25 12,90 12,30 10,50 8,50 Seating Plane 9,907,90 10,50 9,90 0,38 5,60 5,00 0,22 A 2016 6,506,50 0,05 MIN 5,905,90 DIM A MAX A MIN PINS ** 2,00 MAX 6,90 7,50 0,65 M0,15 0°–/C02578° 0,10 0,09 0,25 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic”are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated