DS92LV010A_13 TI1 | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 17
Technical content
www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013 DS92LV010ABusLVDS3.3/5.0VSingleTransceiver Check forSamples: DS92LV010A 1FEATURES DESCRIPTION The DS92LV010A isone ina seriesof transceivers 2• Bus LVDS Signaling(BLVDS) designedspecificallyforthe high speed, low power• Designed forDouble TerminationApplications proprietarybus backplane interfaces.The device
- Balanced Output Impedance operatesfrom a single3.3V or 5.0V power supply and includesone differentiallinedriverand one• LiteBus Loading 5pF Typical receiver.To minimizebus loadingthe driveroutputs• GlitchFree Power Up/Down (DriverDisabled) and receiverinputsare internallyconnected.The
- 3.3Vor 5.0VOperation logicinterfaceprovidesmaximum flexibilityas 4 separate linesare provided (DIN, DE, RE, and• ±1V Common Mode Range ROUT). The devicealsofeaturesflowthroughwhich• ±100mV ReceiverSensitivity allowseasy PCB routingforshortstubsbetween the• High SignalingRate Capability(Above 100 bus pinsand the connector.The driverhas 10 mA Mbps) drivecapability,allowingitto driveheavilyloaded backplanes,withimpedance as lowas 27 Ohms.• Low Power CMOS Design
- Product Offeredin8 Lead SOIC Package The drivertranslatesbetween TTL levels(single- ended) to Low VoltageDifferentialSignalinglevels.• IndustrialTemperature Range Operation This allows for high speed operation,while consuming minimal power with reduced EMI. In additionthe differentialsignalingprovidescommon mode noiserejectionof±1V. The receiverthresholdis ±100mV over a ±1V common mode range and translatesthe low voltage differentiallevelstostandard(CMOS/TTL) levels. CONNECTION DIAGRAM Figure1. SOIC Package See Package Number D0008A BLOCK DIAGRAM Figure2. Pleasebe aware thatan importantnoticeconcerningavailability,standardwarranty,and use incriticalapplicationsof Texas Instrumentssemiconductorproductsand disclaimerstheretoappearsattheend ofthisdatasheet. 2Alltrademarksarethepropertyoftheirrespectiveowners. PRODUCTION DATA informationiscurrentas ofpublicationdate. Copyright© 1998–2013,Texas InstrumentsIncorporatedProductsconform to specificationsper the terms of the Texas Instrumentsstandardwarranty.Productionprocessingdoes not necessarilyincludetestingofallparameters.
SNLS007E –MAY 1998–REVISED APRIL 2013 www.ti.com These deviceshave limitedbuilt-inESD protection.The leadsshouldbe shortedtogetherorthedeviceplacedinconductivefoam duringstorageorhandlingtopreventelectrostaticdamage totheMOS gates. ABSOLUTE MAXIMUM RATINGS (1)(2)(3) SupplyVoltage(VCC ) 6.0V EnableInputVoltage(DE,RE) −0.3Vto(VCC + 0.3V) DriverInputVoltage(DIN) −0.3Vto(VCC + 0.3V) ReceiverOutputVoltage (ROUT ) −0.3Vto(VCC + 0.3V) Bus PinVoltage(DO/RI±) −0.3Vto+ 3.9V DriverShortCircuitCurrent Continuous ESD (HBM 1.5kΩ,100 pF) >2.0kV Maximum Package Power Dissipationat25°C SOIC 1025 mW DerateSOIC Package 8.2mW/ °C JunctionTemperature +150°C StorageTemperatureRange −65°C to+150°C Lead Temperature (Soldering,4 sec.) 260°C (1) Allcurrentsintodevicepinsarepositive;allcurrentsoutofdevicepinsarenegative.Allvoltagesarereferencedtodevicegroundexcept VOD ,VID,VTH and VTL unlessotherwisespecified. (2) AbsoluteMaximum Ratingsarethesebeyond whichthesafetyofthedevicecannotbe ensured.They arenotmeant toimplythatthe deviceshouldbe operatedattheselimits.The tableof“ElectricalCharacteristics”providesconditionsforactualdeviceoperation. (3) IfMilitary/Aerospacespecifieddevicesarerequired,pleasecontacttheTexas InstrumentsSalesOffice/Distributorsforavailabilityand specifications. RECOMMENDED OPERATING CONDITIONS Min Max Units SupplyVoltage(VCC ),or 3.0 3.6 V SupplyVoltage(VCC ) 4.5 5.5 V ReceiverInputVoltage 0.0 2.9 V OperatingFreeAirTemperature −40 +85 °C
2 SubmitDocumentationFeedback Copyright© 1998–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS92LV010A
www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013 3.3VDC ELECTRICAL CHARACTERISTICS (1)(2) TA = −40°C to+85°C unlessotherwisenoted,VCC = 3.3V± 0.3V Parameter TestConditions Pin Min Typ Max Units VOD OutputDifferentialVoltage R L = 27Ω,See Figure3 DO+/RI+, 140 250 360 mV DO −/RI−ΔVOD VOD MagnitudeChange 3 30 mV VOS OffsetVoltage 1 1.25 1.65 V ΔVOS OffsetMagnitudeChange 5 50 mV IOSD OutputShortCircuitCurrent VO = 0V,DE = VCC −12 −20 mA VOH VoltageOutputHigh VID = +100 mV IOH = −400 µA R OUT 2.8 3 V InputsOpen 2.8 3 V InputsShorted 2.8 3 V InputsTerminated,R L = 27Ω 2.8 3 V VOL VoltageOutputLow IOL = 2.0mA, VID = −100 mV 0.1 0.4 V IOS OutputShortCircuitCurrent VOUT = 0V,VID = +100 mV −5 −35 −85 mA VTH InputThresholdHigh DE = 0V DO+/RI+, +100 mV DO −/RI−VTL InputThresholdLow −100 mV IIN InputCurrent DE = 0V,VIN = +2.4V,or0V −20 ±1 +20 µA VCC = 0V,VIN = +2.4V,or0V −20 ±1 +20 µA VIH Minimum InputHighVoltage DIN, 2.0 VCC V DE,REVIL Maximum InputLow Voltage GND 0.8 V IIH InputHighCurrent VIN = VCC or2.4V ±1 ±10 µA IIL InputLow Current VIN = GND or0.4V ±1 ±10 µA VCL InputDiodeClamp Voltage ICLAMP = −18 mA −1.5 −0.8 V ICCD Power SupplyCurrent DE = RE = VCC ,R L = 27Ω V CC 13 20 mA ICCR DE = RE = 0V 5 8 mA ICCZ DE = 0V,RE = VCC 3 7.5 mA ICC DE = VCC ,RE = 0V,R L = 27Ω 16 22 mA C output Capacitance@ BUS Pins DO+/RI+, 5 pF DO −/RI− (1) Allcurrentsintodevicepinsarepositive;allcurrentsoutofdevicepinsarenegative.Allvoltagesarereferencedtodevicegroundexcept VOD ,VID,VTH and VTL unlessotherwisespecified. (2) AlltypicalsaregivenforVCC = +3.3V or5.0V and TA = +25°C, unlessotherwisestated. Copyright© 1998–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 3 ProductFolderLinks:DS92LV010A
SNLS007E –MAY 1998–REVISED APRIL 2013 www.ti.com 5V DC ELECTRICAL CHARACTERISTICS (1)(2) TA = −40°C to+85°C unlessotherwisenoted,VCC = 5.0V± 0.5V Parameter TestConditions Pin Min Typ Max Units VOD OutputDifferentialVoltage R L = 27Ω,See Figure3 DO+/RI+, 145 270 390 mV DO −/RI−ΔVOD VOD MagnitudeChange 3 30 mV VOS OffsetVoltage 1 1.35 1.65 V ΔVOS OffsetMagnitudeChange 5 50 mV IOSD OutputShortCircuitCurrent VO = 0V,DE = VCC −12 −20 mA VOH VoltageOutputHigh VID = +100 mV IOH = −400 µA R OUT 4.3 5.0 V InputsOpen 4.3 5.0 V InputsShorted 4.3 5.0 V InputsTerminated,R L = 27Ω 4.3 5.0 V VOL VoltageOutputLow IOL = 2.0mA, VID = −100 mV 0.1 0.4 V IOS OutputShortCircuitCurrent VOUT = 0V,VID = +100 mV −35 −90 −130 mA VTH InputThresholdHigh DE = 0V DO+/RI+, +100 mV DO −/RI−VTL InputThresholdLow −100 mV IIN InputCurrent DE = 0V,VIN = +2.4V,or0V −20 ±1 +20 µA VCC = 0V,VIN = +2.4V,or0V −20 ±1 +20 µA VIH Minimum InputHighVoltage DIN,DE, 2.0 VCC V REVIL Maximum InputLow Voltage GND 0.8 V IIH InputHighCurrent VIN = VCC or2.4V ±1 ±10 µA IIL InputLow Current VIN = GND or0.4V ±1 ±10 µA VCL InputDiodeClamp Voltage ICLAMP = −18 mA −1.5 −0.8 V ICCD Power SupplyCurrent DE = RE = VCC ,R L = 27Ω V CC 17 25 mA ICCR DE = RE = 0V 6 10 mA ICCZ DE = 0V,RE = VCC 3 8 mA ICC DE = VCC ,RE = 0V,R L = 27Ω 20 25 mA C output Capacitance@ BUS Pins DO+/RI+, 5 pF DO −/RI− (1) Allcurrentsintodevicepinsarepositive;allcurrentsoutofdevicepinsarenegative.Allvoltagesarereferencedtodevicegroundexcept VOD ,VID,VTH and VTL unlessotherwisespecified. (2) AlltypicalsaregivenforVCC = +3.3V or5.0V and TA = +25°C, unlessotherwisestated.
4 SubmitDocumentationFeedback Copyright© 1998–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS92LV010A
www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013 3.3VAC ELECTRICAL CHARACTERISTICS (1) TA = −40°C to+85°C, VCC = 3.3V± 0.3V Parameter TestConditions Min Typ Max Units DIFFERENTIAL DRIVER TIMING REQUIREMENTS tPHLD DifferentialProp.DelayHighto R L = 27Ω,See Figure4 and Figure5 1.0 3.0 5.0 ns Low C L = 10 pF tPLHD DifferentialProp.DelayLow to 1.0 2.8 5.0 ns High tSKD DifferentialSKEW |tPHLD - 0.2 1.0 ns tPLHD | tTLH TransitionTime Low toHigh 0.3 2.0 ns tTHL TransitionTime HightoLow 0.3 2.0 ns tPHZ DisableTime HightoZ R L = 27Ω,See Figure6 and Figure7 0.5 4.5 9.0 ns C L = 10 pFtPLZ DisableTime Low toZ 0.5 5.0 10.0 ns tPZH EnableTime Z toHigh 2.0 5.0 7.0 ns tPZL EnableTime Z toLow 1.0 4.5 9.0 ns DIFFERENTIAL RECEIVER TIMING REQUIREMENTS tPHLD DifferentialProp.DelayHighto See Figure8 and Figure9 2.5 5.0 12.0 ns Low C L = 10 pF tPLHD DifferentialProp.DelayLow to 2.5 5.5 10.0 ns High tSKD DifferentialSKEW |tPHLD - 0.5 2.0 ns tPLHD | tr RiseTime 1.5 4.0 ns tf FallTime 1.5 4.0 ns tPHZ DisableTime HightoZ R L = 500Ω,See Figure10 and Figure11 2.0 4.0 6.0 ns C L = 10 pF (2) tPLZ DisableTime Low toZ 2.0 5.0 7.0 ns tPZH EnableTime Z toHigh 2.0 7.0 13.0 ns tPZL EnableTime Z toLow 2.0 6.0 10.0 ns (1) Generatorwaveformsforalltestsunlessotherwisespecified:f= 1MHz, ZO = 50Ω,tr,tf≤ 6.0ns(0%–100%) on controlpinsand ≤ 1.0ns forRI inputs. (2) Forreceivertri-statedelays,theswitchissettoVCC fortPZL ,and tPLZ and toGND fortPZH ,and tPHZ . Copyright© 1998–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 5 ProductFolderLinks:DS92LV010A
SNLS007E –MAY 1998–REVISED APRIL 2013 www.ti.com 5V AC ELECTRICAL CHARACTERISTICS (1) TA = −40°C to+85°C, VCC = 5.0V± 0.5V Parameter TestConditions Min Typ Max Units DIFFERENTIAL DRIVER TIMING REQUIREMENTS tPHLD DifferentialProp.DelayHighto R L = 27Ω,See Figure4 and Figure5 0.5 2.7 4.5 ns Low C L = 10 pF tPLHD DifferentialProp.DelayLow to 0.5 2.5 4.5 ns High tSKD DifferentialSKEW |tPHLD - 0.2 1.0 ns tPLHD | tTLH TransitionTime Low toHigh 0.3 2.0 ns tTHL TransitionTime HightoLow 0.3 2.0 ns tPHZ DisableTime HightoZ R L = 27Ω,See Figure6 and Figure7 0.5 3.0 7.0 ns C L = 10 pFtPLZ DisableTime Low toZ 0.5 5.0 10.0 ns tPZH EnableTime Z toHigh 2.0 4.0 7.0 ns tPZL EnableTime Z toLow 1.0 4.0 9.0 ns DIFFERENTIAL RECEIVER TIMING REQUIREMENTS tPHLD DifferentialProp.DelayHighto See Figure8 and Figure9 2.5 5.0 12.0 ns Low C L = 10 pF tPLHD DifferentialProp.DelayLow to 2.5 4.6 10.0 ns High tSKD DifferentialSKEW |tPHLD - 0.4 2.0 ns tPLHD | tr RiseTime 1.2 2.5 ns tf FallTime 1.2 2.5 ns tPHZ DisableTime HightoZ R L = 500Ω,See Figure10 and Figure11 2.0 4.0 6.0 ns C L = 10 pF (2) tPLZ DisableTime Low toZ 2.0 4.0 6.0 ns tPZH EnableTime Z toHigh 2.0 5.0 9.0 ns tPZL EnableTime Z toLow 2.0 5.0 7.0 ns (1) Generatorwaveformsforalltestsunlessotherwisespecified:f= 1MHz, ZO = 50Ω,tr,tf≤ 6.0ns(0%–100%) on controlpinsand ≤ 1.0ns forRI inputs. (2) Forreceivertri-statedelays,theswitchissettoVCC fortPZL ,and tPLZ and toGND fortPZH ,and tPHZ . TEST CIRCUITS AND TIMING WAVEFORMS Figure3. DifferentialDriverDC TestCircuit
6 SubmitDocumentationFeedback Copyright© 1998–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS92LV010A
20% 80%80% 20% DO+ DO- 1.5V 1.5V Differential0V 0V tTLH tTHL VDIFF = (DO+) - (DO-) tPHLD tPLHD D IN DO+, DO- (DO+) - (DO-) DS92LV010A www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013 Figure4. DifferentialDriverPropagationDelay and TransitionTime TestCircuit Figure5. DifferentialDriverPropagationDelay and TransitionTime Waveforms Figure6. DriverTRI-STATE Delay TestCircuit Figure7. DriverTRI-STATE Delay Waveforms Copyright© 1998–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 7 ProductFolderLinks:DS92LV010A
SNLS007E –MAY 1998–REVISED APRIL 2013 www.ti.com Figure8. ReceiverPropagationDelay and TransitionTime TestCircuit Figure9. ReceiverPropagationDelay and TransitionTime Waveforms Figure10. ReceiverTRI-STATE Delay TestCircuit Figure11. ReceiverTRI-STATE Delay Waveforms TRI-STATE Delay Waveforms TYPICAL BUS APPLICATION CONFIGURATIONS Figure12. Bi-DirectionalHalf-DuplexPoint-to-PointApplications
8 SubmitDocumentationFeedback Copyright© 1998–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS92LV010A
www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013 Figure13. Multi-PointBus Applications Copyright© 1998–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 9 ProductFolderLinks:DS92LV010A
SNLS007E –MAY 1998–REVISED APRIL 2013 www.ti.com
APPLICATION INFORMATION
There are a few common practiceswhich should be impliedwhen designingPCB forBLVDS signaling. Recommended practicesare:
- Use atleast4 layerPCB board(BLVDS signals,ground,power and TTL signals).
- Keep driversand receiversas closetothe(BLVDS portside)connectoras possible.
- Bypass each BLVDS deviceand alsouse distributedbulkcapacitance.Surfacemount capacitorsplaced closetopower and groundpinswork best.Two orthreemulti-layerceramic(MLC) surfacemount capacitors (0.1µF,and 0.01µF inparallelshouldbe used between each VCC and ground.The capacitorsshouldbe as closeas possibletotheVCC pin.
- Use theterminationresistorwhichbestmatches thedifferentialimpedance ofyourtransmissionline.
- Leave unused LVDS receiverinputsopen (floating) Table1.FunctionalTable MODE SELECTED DE RE DRIVER MODE H H RECEIVER MODE L L TRI-STATE MODE L H LOOP BACK MODE H L Table2.TransmitterMode (1) INPUTS OUTPUTS DE DI DO+ DO − H L L H H H H L H 2 > & > 0.8 X X L X Z Z (1) L = Low state H = Highstate Table3.ReceiverMode (1) INPUTS OUTPUT RE (RI+)-(RI−) L L (< −100 mV) L L H (> +100 mV) H L 100 mV > & > −100 mV X H X Z (1) X = HighorLow logicstate Z = Highimpedance state L = Low state H = Highstate Table4.Device Pin Descriptions Pin Name Pin No. Input/Output Description DIN 2 I TTL DriverInput DO ±/RI± 6,7 I/O LVDS DriverOutputs/LVDSReceiverInputs R OUT 3 O TTL ReceiverOutput RE 5 I ReceiverEnableTTL Input(ActiveLow) DE 1 I DriverEnableTTL Input(ActiveHigh) GND 4 NA Ground VCC 8 NA Power Supply
10 SubmitDocumentationFeedback Copyright© 1998–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS92LV010A
www.ti.com SNLS007E –MAY 1998–REVISED APRIL 2013
REVISION HISTORY
Changes from RevisionD (April2013)toRevisionE Page Copyright© 1998–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 11 ProductFolderLinks:DS92LV010A
www.ti.com 1-Nov-2013 Addendum-Page 1 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples DS92LV010ATM NRND SOIC D 8 95 TBD Call TI Call TI -40 to 85 LV010 ATM DS92LV010ATM/NOPB ACTIVE SOIC D 8 95 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LV010 ATM DS92LV010ATMX NRND SOIC D 8 2500 TBD Call TI Call TI -40 to 85 LV010 ATM DS92LV010ATMX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LV010 ATM (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
www.ti.com 1-Nov-2013 Addendum-Page 2 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 Pack Materials-Page 1
*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS92LV010ATMX SOIC D 8 2500 367.0 367.0 35.0 DS92LV010ATMX/NOPB SOIC D 8 2500 367.0 367.0 35.0 PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 Pack Materials-Page 2
Texas InstrumentsIncorporatedand itssubsidiaries(TI)reservetherighttomake corrections,enhancements,improvementsand other changes toitssemiconductorproductsand servicesperJESD46, latestissue,and todiscontinueany productorserviceperJESD48, latest issue.Buyersshouldobtainthelatestrelevantinformationbeforeplacingordersand shouldverifythatsuch informationiscurrentand complete.Allsemiconductorproducts(alsoreferredtohereinas “components”)aresoldsubjecttoTI’s termsand conditionsofsale suppliedatthetimeoforderacknowledgment. TIwarrantsperformanceofitscomponents tothespecificationsapplicableatthetimeofsale,inaccordancewiththewarrantyinTI’s terms and conditionsofsaleofsemiconductorproducts.Testingand otherqualitycontroltechniquesareused totheextentTIdeems necessary tosupportthiswarranty.Exceptwhere mandated by applicablelaw,testingofallparametersofeach component isnotnecessarily performed. TIassumes no liabilityforapplicationsassistanceorthedesignofBuyers’products.Buyersareresponsiblefortheirproductsand applicationsusingTIcomponents.To minimizetherisksassociatedwithBuyers’productsand applications,Buyersshouldprovide adequatedesignand operatingsafeguards. TIdoes notwarrantorrepresentthatany license,eitherexpressorimplied,isgrantedunderany patentright,copyright,mask work right,or otherintellectualpropertyrightrelatingtoany combination,machine,orprocessinwhichTIcomponents orservicesareused.Information publishedby TIregardingthird-partyproductsorservicesdoes notconstitutea licensetouse such productsorservicesora warrantyor endorsementthereof.Use ofsuch informationmay requirea licensefroma thirdpartyunderthepatentsorotherintellectualpropertyofthe thirdparty,ora licensefromTIunderthepatentsorotherintellectualpropertyofTI. ReproductionofsignificantportionsofTIinformationinTIdatabooks ordatasheetsispermissibleonlyifreproductioniswithoutalteration and isaccompaniedby allassociatedwarranties,conditions,limitations,and notices.TIisnotresponsibleorliableforsuch altered documentation.Informationofthirdpartiesmay be subjecttoadditionalrestrictions. ResaleofTIcomponents orserviceswithstatementsdifferentfromorbeyond theparametersstatedby TIforthatcomponent orservice voidsallexpressand any impliedwarrantiesfortheassociatedTIcomponent orserviceand isan unfairand deceptivebusinesspractice. TIisnotresponsibleorliableforany such statements. Buyeracknowledgesand agreesthatitissolelyresponsibleforcompliancewithalllegal,regulatoryand safety-relatedrequirements concerningitsproducts,and any use ofTIcomponents initsapplications,notwithstandingany applications-relatedinformationorsupport thatmay be providedby TI.Buyerrepresentsand agreesthatithas allthenecessaryexpertisetocreateand implementsafeguardswhich anticipatedangerousconsequencesoffailures,monitorfailuresand theirconsequences,lessenthelikelihoodoffailuresthatmightcause harm and takeappropriateremedialactions.BuyerwillfullyindemnifyTIand itsrepresentativesagainstany damages arisingoutoftheuse ofany TIcomponents insafety-criticalapplications. Insome cases,TIcomponents may be promotedspecificallytofacilitatesafety-relatedapplications.Withsuch components,TI’s goalisto helpenablecustomerstodesignand createtheirown end-productsolutionsthatmeet applicablefunctionalsafetystandardsand requirements.Nonetheless,such components aresubjecttotheseterms. No TIcomponents areauthorizedforuse inFDA ClassIII(orsimilarlife-criticalmedicalequipment)unlessauthorizedofficersoftheparties have executeda specialagreementspecificallygoverningsuch use. OnlythoseTIcomponents whichTIhas specificallydesignatedas militarygradeor“enhanced plastic”aredesignedand intendedforuse in military/aerospaceapplicationsorenvironments.Buyeracknowledgesand agreesthatany militaryoraerospaceuse ofTIcomponents whichhave not been so designatedissolelyattheBuyer's risk,and thatBuyerissolelyresponsibleforcompliancewithalllegaland regulatoryrequirementsinconnectionwithsuch use. TIhas specificallydesignatedcertaincomponents as meetingISO/TS16949 requirements,mainlyforautomotiveuse.Inany case ofuse of non-designatedproducts,TIwillnotbe responsibleforany failuretomeet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotiveand Transportationwww.ti.com/automotive Amplifiers amplifier.ti.com Communicationsand Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP ® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energyand Lighting www.ti.com/energy Clocksand Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space,Avionicsand Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Videoand Imaging www.ti.com/video RFID www.ti-rfid.com OMAP ApplicationsProcessors www.ti.com/omap TIE2E Community e2e.ti.com WirelessConnectivity www.ti.com/wirelessconnectivity MailingAddress:Texas Instruments,PostOfficeBox 655303,Dallas,Texas 75265 Copyright© 2013,Texas InstrumentsIncorporated