DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 22
Technical content
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata. 1 of 22 GENERAL DESCRIPTION The DS80C310 is a fast 80C31/80C32-compatible microcontroller. It features a redesigned processor core without wasted clock and memory cycles. As a result, it executes every 8051 instruction between 1.5x and 3x faster than the original architecture for the same crystal speed. Typical applications have a speed improvement of 2.5x using the same code and the same crystal. The DS80C310 offers a 25MHz maximum crystal speed, resulting in apparent execution speeds of 62.5MHz (approximately 2.5x). The DS80C310 is pin compatible with the standard 80C32 and includes standard resources such as three timer/counters, 256 bytes of RAM, and a serial port. It also provides dual data pointers (DPTRs) to speed block data memory moves. It also can adjust the speed of MOVX data memory access between two and nine machine cycles for flexibility in selecting external memory and peripherals. The DS80C310 offers upward compatibility with the DS80C320.
FEATURES
80C32 Compatible
8051 Pin and Instruction Set Compatible
Three 16-Bit Timer/Counters
256 Bytes Scratchpad RAM
Multiplexed Address/Data Bus Addresses 64kB ROM and 64kB RAM High-Speed Architecture
4 Clocks/Machine Cycle (8051 = 12)
Runs DC to 25MHz Clock Rates Single-Cycle Instruction in 160ns Dual Data Pointer Optional Variable Length MOVX to Access Fast/Slow RAM /Peripherals 10 Total Interrupt Sources with 6 External Internal Power-On Reset Circuit Upwardly Compatible with the DS80C320 Available in 40-Pin Plastic DIP, 44-Pin PLCC, and 44-Pin TQFP PIN CONFIGURATIONS Note: Designers must have two documents to fully use all the features of this device: this data sheet and the High-Speed Microcontroller User’s Guide, available on our website at www.maxim- ic.com/microcontrollers. Data sheets contain pin descriptions, feature overviews, and electrical specifications, whereas the user’s guide contains detailed information about device features and operation. TOP VIEW DS80C310 High-Speed Microcontroller www.maxim-ic.com 19-4859; Rev 8/09
ORDERING INFORMATION
SPEED (MHz) PIN-PACKAGE DS80C310-MCG 0C to +70C 25 40 Plastic DIP DS80C310-MCG+ 0C to +70C 25 40 Plastic DIP DS80C310-QCG 0C to +70C 25 44 PLCC DS80C310-QCG+ 0C to +70C 25 44 PLCC DS80C310-QNG -40C to +85C 25 44 PLCC DS80C310-QNG+ -40C to +85C 25 44 PLCC DS80C310-ECG 0C to +70C 25 44 TQFP DS80C310-ECG+ 0C to +70C 25 44 TQFP + Denotes a lead(Pb)-free/RoHS-compliant device. Figure 1. Block Diagram
PDIP PLCC TQFP NAME FUNCTION Port 1 (I/O). Port 1 functions as both an 8-bit bidirectional I/O port and an alternate functional interface for Timer 2 I/O and new external interrupts. The reset condition of Port 1 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port overcomes the weak pullup. When software writes a 0 to any port pin, the DS80C310 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port once again becomes the output high (and input) state. The alternate modes of Port 1 are outlined as follows: PIN PDIP PLCC TQFP PORT ALTERNATE FUNCTION 1 2 40 P1.0 T2 External I/O for Timer/Counter 2 2 3 41 P1.1 T2EX Timer/Counter 2 Capture/Reload Trigger 3 4 42 P1.2 — DS80C320 has a serial port RXD 4 5 43 P1.3 — DS80C320 has a serial port TXD 5 6 44 P1.4 INT2 External Interrupt 2 (Positive Edge Detect) 6 7 1 P1.5 INT3 External Interrupt 3 (Negative Edge Detect) 7 8 2 P1.6 INT4 External Interrupt 4 (Positive Edge Detect) 1–8 2–9 40–44, 1, 2, 3 P1.0–P1.7 8 9 3 P1.7 INT5 External Interrupt 5 (Negative Edge Detect) 9 10 4 RST Reset (Input). The RST input pin contains a Schmitt voltage input to recognize external active-high reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wired-OR external reset sources.
PDIP PLCC TQFP NAME FUNCTION Port 3 (I/O). Port 3 functions as both an 8-bit bidirectional I/O port and an alternate functional interface for external Interrupts, Serial Port 0, Timer 0 and 1 Inputs, RD and WR strobes. The reset condition of Port 3 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS80C310 will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port once again becomes both the output high and input state. The alternate modes of Port 3 are as follows: PIN PDIP PLCC TQFP PORT ALTERNATE FUNCTION 10 11 5 P3.0 RXD0 Serial Port 0 Input 11 13 7 P3.1 TXD0 Serial Port 0 Output 12 14 8 P3.2 INT0 External Interrupt 13 15 9 P3.3 INT1 External Interrupt 14 16 10 P3.4 T0 Timer 0 External Input 15 17 11 P3.5 T1 Timer 1 External Input 16 18 12 P3.6 WR External Data Memory Write Strobe 10–17 11, 17 19 13 P3.7 RD External Data Memory Read Strobe 18, 19 20, 21 14, 15 XTAL2, XTAL1 Crystal Oscillator Pins. XTAL1 and XTAL2 provide support for parallel resonant, AT-cut crystals. XTAL1 also acts as an input in the event that an external clock source is used in place of a crystal. XTAL2 serves as the output of the crystal amplifier. 20 1, 22, 16, 17,
39 GND Digital Circuit Ground
21 24 18 A8 (P2.0) 22 25 19 A9 (P2.1) 23 26 20 A10 (P2.2) 24 27 21 A11 (P2.3) 25 28 22 A12 (P2.4) 26 29 23 A13 (P2.5) 27 30 24 A14 (P2.6) 28 31 25 A15 (P2.7) Address Outputs (Port 2) (Output). Port 2 serves as the MSB for external addressing. P2.7 is A15 and P2.0 is A8. The DS80C310 automatically places the MSB of an address on P2 for external ROM and RAM access. Although Port 2 can be accessed like an ordinary I/O port, the value stored on the Port 2 latch is never seen on the pins (due to memory access). Therefore, writing to Port 2 in software is only useful for the instructions MOVX A, @ Ri or MOVX @ Ri, A. These instructions use the Port 2 internal latch to supply the external address MSB; the Port 2 latch value is supplied as the address information.
PDIP PLCC TQFP NAME FUNCTION 29 32 26 PSEN Active-Low Program Store Enable (Output). This signal is commonly connected to external ROM memory as a chip enable. PSEN is driven high when data memory (RAM) is being accessed through the bus and during a reset condition. 30 33 27 ALE Address Latch Enable (Output). The output functions as clock to latch the external address LSB from the multiplexed address/data bus on Port 0. This signal is commonly connected to the latch enable of an external 373 family transparent latch. ALE is forced high when the DS80C310 is in a reset condition. 31 35 29 EA Active-Low External Access (Input). This pin must be connected to ground for proper operation. 32 36 30 AD7 (P0.7) 33 37 31 AD6 (P0.6) 34 38 32 AD5 (P0.5) 35 39 33 AD4 (P0.4) 36 40 34 AD3 (P0.3) 37 41 35 AD2 (P0.2) 38 42 36 AD1 (P0.1) 39 43 37 AD0 (P0.0) Address/Data Bus 0–7 (Port 0) (I/O). Port 0 is the multiplexed address/data bus. During the time when ALE is high, the LSB of a memory address is presented. When ALE falls to logic 0, the port transitions to a bidirectional data bus. This bus is used to read external ROM and read/write external RAM memory or peripherals. Port 0 has no true port latch and cannot be written directly by software. The reset condition of Port 0 is high. 40 44 38 V CC +5V Power Supply – 12, 34 6, 28 N.C. No Connection (Reserved). These pins should not be connected. They are reserved for use with future devices in this family. COMPATIBILITY The DS80C310 is a fully static, CMOS, 8051-compatible microcontroller designed for high performance. In most cases the DS80C310 can drop into an existing socket for the 80C31 or 80C32 to significantly improve the operation. In general, software writt en for existing 8051-based systems works without modification on the DS80C310. The exception is critic al timing because the high-speed microcontroller performs its instructions much faster than the original for any given crystal selection. The DS80C310 runs the standard 8051 family instruction set and is pin co mpatible with DIP, PLCC, or TQFP packages. The DS80C310 is a streamlined version of the DS80C320. It maintains upward comp atibility but has fewer peripherals. The DS80C310 provides three 16-bit timer/counters, a fu ll-duplex serial port, and 256 bytes of direct RAM. I/O ports have the same operation as a standa rd 8051 product. Timers default to a 12 clock-per- cycle operation to keep their timing compatible with original 8051 family systems. However, timers are individually programmable to run at the new 4 clocks per cycle if desired. The DS80C310 provides several new hardware func tions that are contro lled by Special Function Registers (SFRs). Table 1 summarizes the SFRs. PERFORMANCE OVERVIEW The DS80C310 features a high-speed 8051-compatible core. Higher speed comes not just from increasing the clock frequency but from a newer, more efficient design. This updated core does not have the dummy memory cy cles that exist in a standard 8051. A conventional 8051 generates machine cycles using the clock fr equency divided by 12. In the DS80C310, the same
machine cycle takes 4 clocks. Thus the fastest instruction, 1 machine cycle, executes three times faster for the same crystal frequency. Note that these are identical instructions. The majority of instructions on the DS80C310 will see the full 3-to-1 speed improvement. Some instructions will get between 1.5 and 2.4 to 1 improvement. All instructions are faster than the original 8051. The numerical average of all op co des gives approximately a 2.5-to-1 speed improvement. Improvement of individual programs depends on the actual instruc tions used. Speed-sensitive applications would make the most use of instructions that are three times faster. However, the sheer number of 3-to-1 improved op codes makes dramatic speed improvements likely fo r any code. These architecture improvements and 0.8m CMOS produce a peak instruction cycle in 160ns (6.25MIPS). The dual data pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory. INSTRUCTION SET SUMMARY All instructions in the DS80C310 perf orm the same functions as their 8051 counterparts. Their effect on bits, flags, and other status functio ns is identical. However, the timing of each instruction is different. This applies both in absolute and relative number of clocks. For absolute timing of real-time events, the timing of software loops can be calculated using a table in the High-Speed Microcontroller User’s Guide. However, counter/timers default to run at the older 12 clocks per increment. In this way, timer-based events occur at the standard intervals with software executing at higher speed. Timers optionally can run at 4 clocks pe r increment to take advant age of faster processor operation. The relative time of two instructions might be different in the new architecture than it was previously. For example, in the original architecture the “MOVX A, @ DPTR” instruction and the “MOV direct, direct” instruction used 2 machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS80C310, the MOVX instruction takes as little as 2 machine cycles or 8 oscillator cycles but the “MOV direct, direct” uses 3 machine cycles or 12 oscillator cy cles. While both are faster than their original counterparts, they now have different execution times. This is because the DS80C310 usually uses 1 instruction cycle for each instruction byte. The user concerned with precise program timing should examine the timing of each instruction for familia rity with the changes. Note that a machine cycle now requires just 4 clocks, and provides one ALE pulse per cycle. Many instructions require only 1 cycle, but some require 5. In the original architecture, all were 1 or 2 cycles except for MUL and DIV. Refer to the High-Speed Microcontroller User’s Guide for details and individual instruction timing.
Table 1. Special Function Registers
The DS80C310 has 256 bytes of scratchpad RAM, but contains no on-chip ROM. Off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. Timing diagrams are provided in the Absolute Maximum Ratings section. Program memory (ROM ) is accessed at a fixed rate determined by the crystal frequency and the actual inst ructions. As mentioned above, an instruction cycle requires 4 clocks. Data memory (RAM) is accessed acco rding to a variable speed MOVX instruction as described below. STRETCH MEMORY CYCLE The DS80C310 allows the application software to adjust the speed of data memory access. The microcontroller can perform the MOVX in as few as 2 instruction cycles. Howeve r, this value can be stretched as needed so that both fast memory and slow memory or peripherals can be accessed with no glue logic. Even in high-speed sy stems, it may not be necessary or desirable to perform data memory access at full speed. In addition, there are a variety of memory-mapped peripherals such as LCD displays or UARTs that are not fast. The stretch MOVX is controlled by the Clock Control Register at SFR location 8Eh as described below. This allows the user to select a stretch value between 0 and 7. A stretch of 0 results in a 2-machine-cycle MOVX. A stretch of 7 results in a MOVX of 9 mach ine cycles. Software can dynamically change this value depending on the particular memory or peripheral. On reset, the stretch value defaults to 1, resul ting in a 3-cycle MOVX. Th erefore, RAM access is not performed at full speed. This is a convenience to exis ting designs that may not have fast RAM in place. When maximum speed is desired, the software should select a stretch va lue of 0. When using very slow RAM or peripherals, a larger stretch value can be selected. Note th at this affects data memory only and the only way to slow program memory (ROM) access is to use a slower crystal. Using a stretch value between 1 and 7 causes the microc ontroller to stretch the read/write strobe and all related timing. This results in a wider read/write strobe allowing more time for memory/peripherals to respond. The timing of the variab le speed MOVX is shown in the Absolute Maximum Ratings section. Note that full speed access is not the reset default case. Table 2 shows the resulting strobe widths f or each stretch value. The memory stretch is implemented using the Clock Cont rol Special Function Register at SFR location 8Eh. The stretch value is selected usi ng bits CKCON.2–CKCON.0. In the table, these bits are referred to as M2 through M0. The first stretc h (default) allows the use of common 120ns or 150ns RAMs without dramatically lengthening the memory access.
Table 2. Data Memory Cycle Stretch Values operations or bus access to memory-mapped I/O devices.
with the DS80C320, but it does not offer all the peripherals. WDCON (D8h) register at bit 6. Table 3. Interrupt Sources and Priorities
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in t he operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. DC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V, TA = -40C to +85C.) (Note 1) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Supply Voltage VCC 4.0 5.0 5.5 V 2 Supply Current Active Mode at 25MHz ICC 30 mA 3 Supply Current Idle Mode at 25MHz I IDLE 15 mA 4 Supply Current Stop Mode ISTOP 1 A 5 Input Low Level VIL -0.3 +0.8 V 2 Input High Level (Except XTAL1 and RST) V IH 2.0 VCC +
0.3 V 2
Input High Level XTAL1 and RST V IH2 3.5 VCC + Output Low Voltage Ports 1, 3 at IOL = 1.6mA VOL1 0.15 0.45 V 2 Output Low Voltage Port 0, 2, ALE, PSEN at IOL = 3.2mA VOL2 0.15 0.45 V 2, 6 Output High Voltage Port 1, 3, ALE, PSEN at IOH = -50A VOH1 2.4 V 2, 7 Output High Voltage Ports 1, 3 at I OH = -1.5mA VOH2 2.4 V 2, 8 Output High Voltage Port 0, 2, ALE, PSEN at IOH = -8mA VOH3 2.4 V 2, 6 Input Low Current Ports 1, 3 at 0.45V I IL -55 A 9 Transition Current from 1 to 0 Ports 1, 3 at 2V I TL -650 A 10 Input Leakage Port 0, Bus Mode IL -300 +300 A 11 RST Pulldown Resistance RRST 50 170 k Note 1: All parameters apply to both commercial and industrial temperature operation unless otherwise noted. Specifications to -40C are guaranteed by design and not product tested. Note 2: All voltages are referenced to ground. Note 3: Active current is measured with a 25MHz clock source driving XTAL1, VCC = RST = 5.5V, all other pins disconnected. Note 4: Idle mode current is measured with a 25MHz clock source driving XTAL1, VCC = 5.5V, RST at ground, all other pins disconnected. Note 5: Stop mode current measured with XTAL1 and RST grounded, VCC =5.5V, all other pins disconnected.
transitions, the typical current drive capability of Port 0 and Port 2 is approximately 110A. Note 7: RST = VCC. This condition mimics operation of pins in I/O mode. Note 9: Current required from external circuit to hold a logic-low level on an I/O pin while the corresponding port latch bit is set to 1. address bus on the DS80C310. Peak current occurs near the input transition point of the latch, approximately 2V. Figure 2. Typical ICC vs. Frequency
AC ELECTRICAL CHARACTERISTICS (Note 1) 25MHz VARIABLE CLOCK PARAMETER SYMBOL MIN MAX MIN MAX UNITS External Oscillator 0 25 0 25 Oscillator Frequency External Crystal 1/tCLCL 1 25 1 25 MHz ALE Pulse Width tLHLL 40 1.5tCLCL- 5 ns Port 0 Address Valid to ALE Low t AVLL 10 0.5tCLCL- 5 ns Address Hold after ALE Low tLLAX1 2 (Note 2) 0.5tCLCL- 18 (Note 2) ns ALE Low to Valid Instruction In t LLIV 56 2.5tCLCL- 20 ns ALE Low to PSEN Low tLLPL 7 0.5tCLCL- 13 ns PSEN Pulse Width tPLPH 55 2t CLCL-5 ns PSEN Low to Valid Instruction In tPLIV 41 2tCLCL- 20 ns Input Instruction Hold after PSEN tPXIX 0 0 ns Input Instruction Float after PSEN tPXIZ 26 t CLCL-5 ns Port 0 Address to Valid Instruction In t AVIV1 71 3tCLCL- 20 ns Port 2 Address to Valid Instruction In t AVIV2 81 3.5tCLCL- 25 ns PSEN Low to Address Float tPLAZ (Note 2) (Note 2) ns Note 1: All parameters apply to both commercial and industrial temperature operation unless otherwise noted. Specifications to -40C are guaranteed by design and not product tested. AC electrical characteristics assume 50% duty cycle for the oscillator, and are not 100% tested but are guaranteed by design. All signals characterized with load capacitance of 80pF except Port 0, ALE, PSEN, and WR with 100pF. Interfacing to memory devices with float times (turn-off times) over 25ns can cause contention. This does not damage the parts, but rather causes an increase in operating current. Port 2 and ALE timing changes in relation to duty cycle variation. Note 2: Address is held in a weak latch until overdriven by external memory.
VARIABLE CLOCK PARAMETER SYMBOL MIN MAX UNITS STRETCH (Note 1) 1.5tCLCL-5 tMCS=0 Data Access ALE Pulse Width t LHLL2 2tCLCL-5 ns tMCS>0 0.5tCLCL-5 tMCS=0 Port 0 Address Valid to ALE Low t AVLL2 tCLCL-5 ns tMCS>0 0.5tCLCL-15 tMCS=0 Address Hold after ALE Low for MOVX Write tLLAX2 tCLCL-7 ns tMCS>0 2tCLCL-5 t MCS=0 RD Pulse Width tRLRH tMCS-10 ns tMCS>0 2tCLCL-5 t MCS=0 WR Pulse Width tWLWH tMCS-10 ns tMCS>0 2t CLCL-20 t MCS=0 RD Low to Valid Data In tRLDV t MCS-20 ns tMCS>0 Data Hold after Read tRHDX 0 ns t CLCL-5 t MCS=0 Data Float after Read tRHDZ 2t CLCL-5 ns tMCS>0 2.5t CLCL-28 t MCS=0 ALE Low to Valid Data In tLLDV t CLCL+tMCS-40 ns tMCS>0 3t CLCL-22 t MCS=0 Port 0 Address to Valid Data In t AVDV1 2.0tCLCL+ tMCS - ns tMCS>0 3.5t CLCL-35 t MCS=0 Port 2 Address to Valid Data In t AVDV2 2.5tCLCL+ tMCS- ns tMCS>0 0.5tCLCL-14 0.5t CLCL+5 t MCS=0 ALE Low to RD or WR Low tLLWL tCLCL-8 t CLCL+5 ns tMCS>0 tCLCL-9 t MCS=0 Port 0 Address to RD or WR Low tAVWL1 2tCLCL-8 ns tMCS>0 1.5tCLCL-10 tMCS=0 Port 2 Address to RD or WR Low tAVWL2 2.5tCLCL-10 ns tMCS>0 Data Valid to WR Transition tQVWX -14 ns tCLCL-11 t MCS=0 Data Hold after Write tWHQX 2tCLCL-10 ns tMCS>0 RD Low to Address Float tRLAZ (Note 2) ns 0 10 t MCS=0 RD or WR High to ALE High tWHLH tCLCL-5 t CLCL+9 ns tMCS>0 Note 1: tMCS is a time period related to the stretch memory cycle selection. The following table shows the value of tMCS for each stretch selection. M2 M1 M0 MOVX CYCLES t MCS 0 0 0 2 machine cycles 0 0 0 1 3 machine cycles (default) 4 t CLCL 0 1 0 4 machine cycles 8 t CLCL 0 1 1 5 machine cycles 12 t CLCL 1 0 0 6 machine cycles 16 t CLCL 1 0 1 7 machine cycles 20 t CLCL 1 1 0 8 machine cycles 24 t CLCL 1 1 1 9 machine cycles 28 t CLCL
Note 2: Address is held in a weak latch until overdriven by external memory. EXTERNAL CLOCK CHARACTERISTICS PARAMETER SYMBOL MIN TYP MAX UNITS Clock High Time tCHCX 10 ns Clock Low Time tCLCX 10 ns Clock Rise Time tCLCL 5 ns Clock Fall Time tCHCL 5 ns SERIAL PORT MODE 0 TIMING CHARACTERISTICS PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS SM2 = 0, 12 clocks per cycle 12t CLCL Serial Port Clock Cycle Time tXLXL SM2 = 1, 4 clocks per cycle 4t CLCL ns SM2 = 0, 12 clocks per cycle 10t CLCL Output Data Setup to Clock Rising t QVXH SM2 = 1, 4 clocks per cycle 3t CLCL ns SM2 = 0, 12 clocks per cycle 2t CLCL Output Data Hold from Clock Rising t XHQX SM2 = 1, 4 clocks per cycle t CLCL ns SM2 = 0, 12 clocks per cycle t CLCL Input Data Hold after Clock Rising t XHDX SM2 = 1, 4 clocks per cycle t CLCL ns SM2 = 0, 12 clocks per cycle 11t CLCL Clock Rising Edge to Input Data Valid t XHDV SM2 = 1, 4 clocks per cycle 3t CLCL ns DEFINITION OF AC SYMBOLS In an effort to remain compatible with the original 8051 family, this device specifies the same parameters as such devices, using the same symbols. For completeness, the following are description of the symbols. t Time A Address C Clock D Input Data H Logic Level High L Logic Level Low I Instruction P PSEN Q Output Data R RD Signal V Valid W WR Signal X No longer a valid logic level Z Tri-State
EXTERNAL PROGRAM MEMORY READ CYCLE
EXTERNAL DATA MEMORY READ CYCLE
DATA MEMORY WRITE WITH STRETCH = 1
DATA MEMORY WRITE WITH STRETCH = 2 EXTERNAL CLOCK DRIVE
PACKAGE INFORMATION
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. PACKAGE TYPE PACKAGE CODE DOCUMENT NO.
44 TQFP C44+2 21-0293
40 PDIP P40+1 21-0044
44 PLCC Q44+1 21-0049
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2009 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
REVISION HISTORY
1) Added note to clarify IIL specification. 2) Changed serial port mode 0 timing diagram label from t QVXL to tQVXH . 3) Changed minimum oscillator frequency to 1MHz when using external crystal. 4) Corrected “Data memory write with stretch” diagrams to show falling edge of ALE coincident with rising edge of C3 clock. 012401 1) Added errata disclaimer to page 1. 102405 1) Device moved to qualified status. Removed “Preliminary” status from data sheet. 2) Removed references to 33MHz versions of the device. 3) Added note requiring 100 machine cycles delay following stop mode exit. This edit transfers existing erratum from errata sheet into data sheet. Updated Absolute Maximum Ratings table to match current format. Displayed Electrical Characteristics test conditions. 6) Added notation that -40C specifications are guaranteed by design but not tested. 7) Clarified DC Electrical Characteristics note that the specification only applies to the first clock cycle following the transition. 8) Added lead-free part numbers to Ordering Information table. 9) Added tAVLL2 specification. 10) Updated AC timing characteristics with full characterization data. 042106 1) Changed lead-free ordering information part numbers to correctly reflect that the “+” comes after part numbers (e.g., DS80C310-MCG+). 2) Added Note 2 to the AC Electrical Characteristics and MOVX Characteristics tables. 13, 14 8/09 Removed additional references to 33MHz versions of the device. 1, 11