DS15BR400_15 TI1 | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 19
Technical content
DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 DS15BR400/DS15BR4014-ChannelLVDSBuffer/RepeaterwithPre-Emphasis Check forSamples: DS15BR400 ,DS15BR401 1FEATURES DESCRIPTION The DS15BR400/DS15BR401 arefourchannelLVDS 2• DC to2 Gbps Low Jitter,High Noise Immunity, buffer/repeaterscapable of data ratesof up to 2Low Power Operation Gbps. High speed datapathsand flow-throughpinout• 6 dB ofPre-emphasis DrivesLossy minimize internaldevice jitterand simplifyboard Backplanes and Cables layout,while pre-emphasis overcomes ISI jitter effectsfrom lossy backplanes and cables.The• LVDS/CML/LVPECL Compatible Input,LVDS differentialinputsinterfaceto LVDS, and Bus LVDSOutput signalssuch as those on TI's10-,16-,and 18- bit• On-chip 100 Ω outputtermination,optional100 Bus LVDS SerDes, as wellas CML and LVPECL.Ω InputTermination The differentialinputsand outputsoftheDS15BR400
- 15 kV ESD Protectionon LVDS Inputsand are internallyterminatedwith 100Ω resistorsto Outputs improveperformanceand minimizeboardspace.The DS15BR401 does not have input termination• Single3.3VSupply resistors.The repeaterfunctionis especiallyuseful• Industrial-40to+85°C Temperature Range forboostingsignalsforlongerdistancetransmission
- Space Saving WQFN-32 or TQFP-48 Packages overlossycablesand backplanes. The DS15BR400/DS15BR401 are powered from aAPPLICATIONS single3.3V supplyand consume 578 mW (typ).They
- Cable ExtensionApplications operate over the full-40°C to +85°C industrial temperaturerange and are availableinspace saving• SignalRepeatingand Buffering WQFN-32 and TQFP-48 packages.• DigitalRouters TypicalApplication Pleasebe aware thatan importantnoticeconcerningavailability,standardwarranty,and use incriticalapplicationsof Texas Instrumentssemiconductorproductsand disclaimerstheretoappearsattheend ofthisdatasheet. 2Alltrademarksarethepropertyoftheirrespectiveowners. PRODUCTION DATA informationiscurrentas ofpublicationdate. Copyright© 2006–2013,Texas InstrumentsIncorporatedProductsconform to specificationsper the terms of the Texas Instrumentsstandardwarranty.Productionprocessingdoes not necessarilyincludetestingofallparameters.
25 3626 33 3428 3529 3027 31 32 12 111 4 3 9 28 710 6 5 21 22 23 2418 201917 DAP (GND) OUT0+ OUT0- OUT1+ OUT1- OUT2+ OUT2- OUT3+ OUT3- IN0+ IN0- IN1+ IN1- IN2+ IN2- IN3+ IN3- PWDNVDD VDD GND VDD VDD PEM N/C 8 7 6 5 4 3 2 1 N/C N/C N/C VDD N/C N/C N/C VDD PEM PWDN OUT1+ OUT1-IN1- IN1+ OUT0+ OUT0-IN0- IN0+ OUT2+ OUT2-IN2- IN2+ Pre-emphasis and Control OUT3+ OUT3-IN3- IN3+ PEM PWDN OUT1+ OUT1-IN1- IN1+ OUT0+ OUT0-IN0- IN0+ OUT2+ OUT2-IN2- IN2+ Pre-emphasis and Control OUT3+ OUT3-IN3- IN3+ DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com Block and Connection Diagrams Figure1.DS15BR400 Block Diagram Figure2.DS15BR401 Block Diagram Figure3.TQFP Pinout-Top View Figure4.WQFN Pinout-Top View PIN DESCRIPTIONS Pin TQFP Pin WQFN Pin I/O,Type DescriptionName Number Number DIFFERENTIAL INPUTS IN0+ 13 9 I,LVDS Channel0 invertingand non-invertingdifferentialinputs. IN0− 14 10 IN1+ 15 11 I,LVDS Channel1 invertingand non-invertingdifferentialinputs. IN1− 16 12 IN2+ 19 13 I,LVDS Channel2 invertingand non-invertingdifferentialinputs. IN2− 20 14 IN3+ 21 15 I,LVDS Channel3 invertingand non-invertingdifferentialinputs. IN3− 22 16
2 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 PIN DESCRIPTIONS (continued) Pin TQFP Pin WQFN Pin I/O,Type DescriptionName Number Number DIFFERENTIAL OUTPUTS OUT0+ 48 32 O, LVDS Channel0 invertingand non-invertingdifferentialoutputs.(1) OUT0 − 47 31 OUT1+ 46 30 O, LVDS Channel1 invertingand non-invertingdifferentialoutputs.(1) OUT1 − 45 29 OUT2+ 42 28 O, LVDS Channel2 invertingand non-invertingdifferentialoutputs.(1) OUT2 − 41 27 OUT3+ 40 26 O, LVDS Channel3 invertingand non-invertingdifferentialoutputs.(1) OUT3- 39 25 DIGITAL CONTROL INTERFACE PWDN 12 8 I,LVTTL A logiclowatPWDN activatesthehardwarepower down mode (allchannels). PEM 2 2 I,LVTTL Pre-emphasisControlInput(affectsallChannels) POWER VDD 3,4,5,7,10, 3,4,6,7,20, I,Power VDD = 3.3V,±10% 11,28,29,32, 21 GND 8,9,17,18,23, 5 (2) I,Ground Ground referenceforLVDS and CMOS circuitry.FortheWQFN package,the 24,37,38,43, DAP isused as theprimaryGND connectiontothedeviceinadditiontothepin 44 numbers listed.The DAP istheexposed metalcontactatthebottomofthe WQFN-32 package.Itshouldbe connectedtothegroundplanewithatleast4 viasforoptimalAC and thermalperformance. N/C 1,6,25,26,27, 1,17, No Connect 36 24 (1) The LVDS outputsdo notsupporta multidrop(BLVDS) environment.The LVDS outputcharacteristicsoftheDS15BR400 and DS15BR401 areoptimizedforpoint-to-pointbackplaneand cableapplications. (2) Note thatfortheWQFN package theGND isconnectedthrutheDAP on theback sideoftheWQFN package inadditiontotheactual pinnumbers listed. These deviceshave limitedbuilt-inESD protection.The leadsshouldbe shortedtogetherorthedeviceplacedinconductivefoam duringstorageorhandlingtopreventelectrostaticdamage totheMOS gates. Copyright© 2006–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 3 ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com AbsoluteMaximum Ratings(1) SupplyVoltage(VDD ) −0.3Vto+4.0V CMOS InputVoltage −0.3Vto(VDD +0.3V) LVDS ReceiverInputVoltage −0.3Vto(VDD +0.3V) LVDS DriverOutputVoltage −0.3Vto(VDD +0.3V) LVDS OutputShortCircuitCurrent +40 mA JunctionTemperature +150°C StorageTemperature −65°C to+150°C Lead Temperature(Solder,4sec) 260°C Max Pkg Power Capacity@ 25°C TQFP 1.64W WQFN 4.16W ThermalResistance(θJA) TQFP 76°C/W WQFN 30°C/W Package Deratingabove +25°C TQFP 13.2mW/°C WQFN 33.3mW/°C ESD LastPassingVoltage HBM, 1.5kΩ,100pF 8 kV LVDS pinstoGND only 15 kV EIAJ,0Ω,200pF 250V Charged DeviceModel 1000V (1) Absolutemaximum ratingsarethosevaluesbeyond whichdamage tothedevicemay occur.The databookspecificationsshouldbe met, withoutexception,toensurethatthesystemdesignisreliableoveritspower supply,temperature,and output/inputloadingvariables.TI does notrecommend operationofproductsoutsideofrecommended operationconditions. Recommended OperatingConditions SupplyVoltage(VDD ) 3.0Vto3.6V InputVoltage(VI) (1) 0V toVDD OutputVoltage(VO ) 0V toVDD OperatingTemperature(TA) Industrial −40°C to+85°C (1) VID max < 2.4V ElectricalCharacteristics Over recommended operatingsupplyand temperaturerangesunlessotherspecified. TypSymbol Parameter Conditions Min Max Units(1) LVCMOS DC SPECIFICATIONS (PWDN, PEM) VIH HighLevelInputVoltage 2.0 VDD V VIL Low LevelInputVoltage GND 0.8 V IIH HighLevelInputCurrent VIN = VDD = 3.6V(PWDN pin) −10 +10 µA IIHR HighLevelInputCurrent VIN = VDD = 3.6V(PEM pin) 40 200 µA IIL Low LevelInputCurrent VIN = VSS ,VDD = 3.6V −10 +10 µA C IN1 LVCMOS InputCapacitance Any DigitalInputPintoVSS 5.5 pF VCL InputClamp Voltage ICL = −18 mA, VDD = 0V −1.5 −0.8 V (1) Typicalparametersaremeasured atVDD = 3.3V,TA = 25°C. They areforreferencepurposes,and arenotproduction-tested.
4 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 ElectricalCharacteristics(continued) Over recommended operatingsupplyand temperaturerangesunlessotherspecified. TypSymbol Parameter Conditions Min Max Units(1) LVDS INPUT DC SPECIFICATIONS (INn±) VTH DifferentialInputHigh VCM = 0.8Vto3.55V, 0 100 mVThreshold(2) VDD = 3.6V VTL DifferentialInputLow VCM = 0.8Vto3.55V, −100 0 mVThreshold(2) VDD = 3.6V VID DifferentialInputVoltage VCM = 0.8Vto3.55V,VDD = 3.6V 100 2400 mV VCMR Common Mode VoltageRange VID = 150 mV, VDD = 3.6V 0.05 3.55 V C IN2 LVDS InputCapacitance IN+ orIN− toVSS 3.0 pF IIN InputCurrent VIN = 3.6V,VDD = 3.6V −10 +10 µA VIN = 0V,VDD = 3.6V −10 +10 µA LVDS OUTPUT DC SPECIFICATIONS (OUTn ±) VOD DifferentialOutputVoltage, R L = 100Ω externalresistorbetween OUT+ and OUT − 250 360 500 mV0% Pre-emphasis(2) Figure5 ΔVOD Change inVOD between −35 35 mVComplementaryStates VOS OffsetVoltage(3) 1.05 1.18 1.475 V ΔVOS Change inVOS between −35 35 mVComplementaryStates C OUT LVDS OutputCapacitance OUT+ orOUT − toVSS 2.5 pF IOS OutputShortCircuitCurrent OUT+ orOUT − ShorttoGND −21 −40 mA OUT+ orOUT − ShorttoVDD 6 40 mA SUPPLY CURRENT (Static) ICC SupplyCurrent Allinputsand outputsenabledand active,terminatedwith 175 215 mAdifferentialloadof100Ω between OUT+ and OUT-. PEM = L ICCZ SupplyCurrent-Power Down PWDN = L,PEM = L 20 200 µAMode SWITCHING CHARACTERISTICS — LVDS OUTPUTS tLHT DifferentialLow toHigh Use an alternating1 and 0 patternat200 Mbps, measure 170 250 psTransitionTime (4) between 20% and 80% ofVOD . Figure6 ,Figure8tHLT DifferentialHightoLow 170 250 psTransitionTime (4) tPLHD DifferentialLow toHigh Use an alternating1 and 0 patternat200 Mbps, measure at 1.0 2.0 nsPropagationDelay 50% VOD between inputtooutput. Figure6 ,Figure7tPHLD DifferentialHightoLow 1.0 2.0 nsPropagationDelay tSKD1 PulseSkew (4) |tPLHD –tPHLD | 10 60 ps tSKCC OutputChanneltoChannel Differenceinpropagationdelay(tPLHD ortPHLD )among all 25 75 psSkew (4) outputchannels. tSKP ParttoPartSkew (4) Common edge,partsatsame temp and VCC 550 ps (2) DifferentialoutputvoltageVOD isdefinedas ABS(OUT+ –OUT −).DifferentialinputvoltageVID isdefinedas ABS(IN+–IN−). (3) OutputoffsetvoltageVOS isdefinedas theaverageoftheLVDS single-endedoutputvoltagesatlogichighand logiclowstates. (4) Not productiontested.Ensuredby a statisticalanalysison a sample basisatthetimeofcharacterization. Copyright© 2006–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 5 ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com ElectricalCharacteristics(continued) Over recommended operatingsupplyand temperaturerangesunlessotherspecified. TypSymbol Parameter Conditions Min Max Units(1) tJIT Jitter(0% Pre-emphasis) RJ -Alternating1 and 0 at750 MHz (6) 0.5 1.5 ps (5) DJ -K28.5Pattern,1.5Gbps (7) 14 30 ps TJ -PRBS 223-1Pattern,1.5Gbps (8) 14 31 ps tON LVDS OutputEnableTime Time fromPWDN toOUT ± change fromTRI-STATE toactive. 20 µsFigure9,Figure10 tOFF LVDS OutputDisableTime Time fromPWDN toOUT ± change fromactivetoTRI-STATE. 12 nsFigure9,Figure10 (5) Jitterisnotproductiontested,butensuredthroughcharacterizationon a sample basis. (6) Random Jitter,orRJ,ismeasured RMS witha histogramincluding1500 histogramwindow hits.Stimulusand fixtureJitterhas been subtracted.The inputvoltage= VID = 500 mV, inputcommon mode voltage= VICM = 1.2V,50% dutycycleat750 MHz, tr = tf= 50 ps (20% to80%). (7) DeterministicJitter,orDJ,isa peak topeak value.Stimulusand fixturejitterhas been subtracted.The inputvoltage= VID = 500 mV, streamsof(00111110101100000101). (8) TotalJitter,orTJ,ismeasured peak topeak witha histogramincluding3500 window hits.Stimulusand fixtureJitterhas been subtracted.The inputvoltage= VID = 500 mV, inputcommon mode voltage= VICM = 1.2V,223-1PRBS patternat1.5Gbps, tr = tf= 50 ps (20% to80%). DC TestCircuits Figure5. DifferentialDriverDC TestCircuit AC TestCircuitsand Timing Diagrams Figure6. DifferentialDriverAC TestCircuit Figure7. PropagationDelay Timing Diagram
6 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
50: Pulse Generator PWDN 1/4 DS15BR400 R L/ 2 R L/ 2 1.2V Power Supply DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 Figure8. LVDS Output TransitionTimes Figure9. Enable/DisableTime TestCircuit Figure10. Enable/DisableTime Diagram Copyright© 2006–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 7 ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com
APPLICATION INFORMATION
The DS15BR400 has integratedterminationresistorson both the inputand outputs.The inputshave a 100Ω resistoracrossthedifferentialpair,placingthereceiverterminationas closeas possibletotheinputstageofthe device.The LVDS outputsalsocontainan integrated100Ω ohm terminationresistor,thisresistorisused to minimizethe outputreturnlossand does not takethe placeof the 100 ohm terminationat the inputsto the receivingdevice.The integratedterminationsimprove signalintegrityand decrease the externalcomponent countresultinginspace savings.The DS15BR401 has 100Ω outputterminationsonly. OUTPUT CHARACTERISTICS The outputcharacteristicsof the DS15BRB400/DS15BR401 have been optimizedforpoint-to-pointbackplane and cableapplications,and arenotintendedformultipointormultidropsignaling. POWERDOWN MODE The PWDN inputactivatesa hardwarepowerdown mode. When thepowerdown mode isactive(PWDN=L), all inputand outputbuffersand internalbiascircuitryare powered off.When exitingpowerdown mode, thereisa delayassociatedwithturningon bandgap referencesand input/outputbuffercircuitsas indicatedintheLVDS OutputSwitchingCharacteristics. Upon assertingthepower down function(PWDN = Low),and ifthePre-emphasisfeatureisenable,itispossible forthe driveroutputto sourcecurrentfora shortamount of timeliftingthe outputcommon mode to VDD . To preventthisoccurrence,a load dischargepulldown path can be used on eitheroutput(1 kΩ to ground recommended). Alternately,a commonly deployed externalfailsafenetwork willalso providethispath (see INPUT FAILSAFE BIASING).The occurrenceofthisisapplicationdependant,and parametersthatwilleffectif thisisofconcerninclude:AC coupling,use ofthepowerdown feature,presenceofthedischargepath,presence ofthefailsafebiasing,theusage ofthepre-emphasisfeature,and inputcharacteristicsofthedownstream LVDS Receiver. PRE-EMPHASIS Pre-emphasisdramaticallyreducesISIjitterfromlongorlossytransmissionmedia.One pinisused toselectthe pre-emphasislevelforalloutputs,offoron.The pre-emphasisboostisapproximately6 dB at750 MHz. Table1.Pre-emphasis ControlSelectionTable PEM Pre-Emphasis
0 Off
FailsafebiasingoftheLVDS linkshouldbe consideredifthedownstream ReceiverisON and enabledwhen the sourceisinTRI-STATE, powered off,or removed.Thiswillseta validknown inputstatetotheactivereceiver. Thisisaccomplishedby usinga pullup resistortoVDD on the‘plus’line,and a pulldown resistortoGND on the ‘minus’line.Resistorvaluesareinthe750 Ohm toseveralkΩ range.The exactvaluedepends upon thedesired common mode biaspoint,terminationresistor(s)and desiredinputdifferentialvoltagesetting.Please referto applicationnoteAN-1194 “FailsafeBiasingofLVDS interfaces” (SNLA051 ) formore informationand a general discussion. DECOUPLING Each power orgroundleadoftheDS15BR400 shouldbe connectedtothePCB througha low inductancepath. For bestresults,one or more viasare used toconnecta power or ground pintothenearbyplane.Ideally,via placementisimmediatelyadjacenttothepintoavoidaddingtraceinductance.Placingpower planeclosertothe topoftheboardreduceseffectivevialengthand itsassociatedinductance.
8 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
150-250: 100: Differential T-Line LVDS Receiver IN+ IN- 100: LVPECL Driver 150-250: OUT+ OUT- 50:50: VCC CML3.3V or CML2.5V Driver 100: Differential T-Line DS15BR400 Receiver IN+ IN- 100: OUT+ OUT- DS15BR400 Receiver IN+ IN- 100: Differential T-Line 100: LVDS Driver DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 Bypass capacitorsshouldbe placedcloseto VDD pins.Small physicalsizecapacitors,such as 0402, X7R, surfacemount capacitorsshouldbe used tominimizebody inductanceofcapacitors.Each bypass capacitoris connectedto the power and ground planethroughviastangentto the pads of the capacitor.An X7R surface mount capacitorofsize0402 has about0.5nH ofbody inductance.At frequenciesabove 30 MHz or so,X7R capacitorsbehave as low impedance inductors.To extendtheoperatingfrequencyrangetoa few hundredMHz, an arrayofdifferentcapacitorvalueslike100 pF,1 nF,0.03µF,and 0.1µF arecommonly used inparallel.The most effectivebypasscapacitorcan be builtusingsandwichedlayersofpower and groundata separationof2–3 mils.Witha 2 milFR4 dielectric,thereisapproximately500 pF persquareinchofPCB. The centerdap oftheWQFN package housingtheDS15BR400 shouldbe connectedtoa groundplanethrough an array of vias.The via array reduces the effectiveinductanceto ground and enhances the thermal performanceoftheWQFN package. INPUT INTERFACING The DS15BR400 and DS15BR401 acceptdifferentialsignalsand allowsimpleAC or DC coupling.With a wide common mode range,theDS15BR400 and DS15BR401 can be DC-coupledwithallcommon differentialdrivers (i.e.LVPECL, LVDS, CML). The followingthreefiguresillustratetypicalDC-coupled interfaceto common differentialdrivers.Note thatthe DS15BR400 inputsare internallyterminatedwitha 100Ω resistorwhilethe DS15BR401 inputsarenot,thereforethelatterrequiresexternalinputtermination. Figure11. TypicalLVDS DriverDC-Coupled InterfacetoDS15BR400 Input Figure12. TypicalCML DriverDC-Coupled InterfacetoDS15BR400 Input Figure13. TypicalLVPECL DriverDC-Coupled InterfacetoDS15BR400 Input Copyright© 2006–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 9 ProductFolderLinks:DS15BR400 DS15BR401
100: 100: Differential T-Line Differential Receiver DS15BR400 Driver 100: DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com OUTPUT INTERFACING The DS15BR400 and DS15BR401 outputsignalsthatarecomplianttotheLVDS standard.Theiroutputscan be DC-coupledtomost common differentialreceivers.Figure14 illustratestypicalDC-coupledinterfacetocommon differentialreceiversand assumes thatthe receivershave high impedance inputs.While most differential receivershave a common mode inputrangethatcan accomodate LVDS compliantsignals,itisrecommended to checkrespectivereceiver'sdatasheetpriortoimplementingthesuggestedinterfaceimplementation. Figure14. TypicalDS15BR400 Output DC-Coupled Interfacetoan LVDS, CML or LVPECL Receiver
10 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
0.5 1.0 1.5 2.0 2.5 CABLE LENGTH (m) DATA RATE (Gbps) VCC = 3.3V NRZ PRBS-23 Jitter = 0.5 UI TA = 25° C CAT5e PEM ON PEM OFF 1 10 20 30 40 0.5 1.0 1.5 2.0 2.5 CABLE LENGTH (m) DATA RATE (Gbps) VCC = 3.3V NRZ PRBS-23 Jitter = 0.25 UI TA = 25 ° C CAT5e PEM ON PEM OFF VCC = 3.3V VID = 500 mV VCM = 1.2V NRZ PRBS-23 TA = 25° C TOTAL JITTER (ps) DATA RATE (Gbps) 300 250 200 150 100 VCC = 3.3V VID = 500 mV VCM = 1.2V NRZ PRBS-23 TA =25° C POWER SUPPLY CURRENT (mA) DATA RATE (Gbps) -40 -20 0 20 40 60 80 100 VCC = 3.3V VID = 500 mV VCM = 1.2V NRZ PRBS-23
1.5 Gbps
TEMPERATURE (° C) TOTAL JITTER (ps) DS15BR400,DS15BR401 www.ti.com SNLS224G –AUGUST 2006–REVISED APRIL 2013 TypicalPerformance Characteristics Power Supply Currentvs.Data Rate TotalJittervs.Ambient Temperature Figure15. Figure16. TotalJittervs.Data Rate Data Rate vs.Cable Length (0.25UI Criteria) Figure17. Figure18.(1) Data Rate vs.Cable Length (0.5UI Criteria) Figure19. (1) (1) Data presentedinthisgraphwas collectedusingtheDS15BR400EVK, a pairofRJ-45 toSMA adapterboardsand variouslength Belden1700a cables.The maximum dataratewas determinedbased on totaljitter(0.25UI criteria)measured afterthecable.The total jitterwas a peak topeak valuemeasured witha histogramincluding3000 window hits. Copyright© 2006–2013,Texas InstrumentsIncorporated SubmitDocumentationFeedback 11 ProductFolderLinks:DS15BR400 DS15BR401
DS15BR400,DS15BR401 SNLS224G –AUGUST 2006–REVISED APRIL 2013 www.ti.com
REVISION HISTORY
Changes from RevisionF (April2013)toRevisionG Page
12 SubmitDocumentationFeedback Copyright© 2006–2013,Texas InstrumentsIncorporated
ProductFolderLinks:DS15BR400 DS15BR401
www.ti.com 8-Oct-2015 Addendum-Page 1 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples DS15BR400TSQ NRND WQFN RTV 32 1000 TBD Call TI Call TI -40 to 85 5R400SQ DS15BR400TSQ/NOPB ACTIVE WQFN RTV 32 1000 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 5R400SQ DS15BR400TVS NRND TQFP PFB 48 250 TBD Call TI Call TI -40 to 85 DS15BR 400TVS DS15BR400TVS/NOPB ACTIVE TQFP PFB 48 250 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 DS15BR 400TVS DS15BR400TVSX/NOPB ACTIVE TQFP PFB 48 1000 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 DS15BR 400TVS DS15BR401TSQ/NOPB ACTIVE WQFN RTV 32 1000 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 5R401SQ DS15BR401TVS/NOPB ACTIVE TQFP PFB 48 250 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 DS15BR 401TVS DS15BR401TVSX/NOPB ACTIVE TQFP PFB 48 1000 Green (RoHS & no Sb/Br) CU SN Level-3-260C-168 HR -40 to 85 DS15BR 401TVS (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
www.ti.com 8-Oct-2015 Addendum-Page 2 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 Pack Materials-Page 1
*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS15BR400TSQ WQFN RTV 32 1000 213.0 191.0 55.0 DS15BR400TSQ/NOPB WQFN RTV 32 1000 213.0 191.0 55.0 DS15BR400TVSX/NOPB TQFP PFB 48 1000 367.0 367.0 38.0 DS15BR401TSQ/NOPB WQFN RTV 32 1000 213.0 191.0 55.0 DS15BR401TVSX/NOPB TQFP PFB 48 1000 367.0 367.0 38.0 PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 Pack Materials-Page 2
www.ti.com SQA32A (Rev B)
MTQF019A – JANUARY 1995 – REVISED JANUARY 1998 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 4073176/B 10/96 Gage Plane 0,13 NOM 0,25 0,45 0,75 Seating Plane 0,05 MIN 0,17 0,27 SQ 7,20 6,80 5,50 TYP SQ8,80 9,20 1,05 0,95 1,20 MAX 0,08 0,50 M0,08 0°–7° NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic”are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated