DRV102

DRV102 BURR-BROWN | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 19

Technical content

© 1998 Burr-Brown Corporation PDS-1471B Printed in U.S.A. March, 1999 DRV102 PWM SOLENOID/VALVE DRIVER

FEATURES

l HIGH OUTPUT DRIVE: 2.7A l WIDE SUPPLY RANGE: +8V to +60V l COMPLETE FUNCTION PWM Output Internal 24kHz Oscillator Digital Control Input Adjustable Delay and Duty Cycle Over/Under Current Indicator l FULLY PROTECTED Thermal Shutdown with Indicator Internal Current Limit l POWER PACKAGES: 7-Lead TO-220 and 7-Lead Surface-Mount DDPAK

APPLICATIONS

l ELECTROMECHANICAL DRIVER: Solenoids Positioners Actuators High Power Relays/Contactors Valves Clutches/Brakes l SOLENOID OVERHEAT PROTECTORS l FLUID AND GAS FLOW CONTROLLERS l PART HANDLERS l ELECTRICAL HEATERS/COOLERS l MOTOR SPEED CONTROLLERS l INDUSTRIAL CONTROL l FACTORY AUTOMATION l MEDICAL ANALYSIS l PHOTOGRAPHIC PROCESSING

DESCRIPTION

The DRV102 is a high-side power switch employing a pulse-width modulated (PWM) output. Its rugged design is optimized for driving electromechanical de- vices such as valves, solenoids, relays, actuators, and positioners. The DRV102 is also ideal for driving thermal devices such as heaters and lamps. PWM operation conserves power and reduces heat rise in the device, resulting in higher reliability. In addition, ad- justable PWM allows fine control of the power deliv- ered to the load. Time from dc output to PWM output is externally adjustable. DRV102 DRV102 International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132 Delay Adjust Input (TTL-Compatible)On Off Thermal Shutdown Over/Under Current Flag Duty Cycle Adjust Load DRV102 24kHz Oscillator PWM 5 (+8V to +60V) (Gnd electrically connected to tab) Out Gnd (1) 4 VS Delay The DRV102 can be set to provide a strong initial closure, automatically switching to a “soft” hold mode for power savings. Duty cycle can be controlled by a resistor, analog voltage, or digital-to-analog converter for versatility. A flag output indicates thermal shut- down and over/under current limit. A wide supply range allows use with a variety of actuators. The DRV102 is available in 7-lead staggered TO-220 package and a 7-lead surface-mount DDPAK plastic power package. It operates from –55°C to +125°C. For most current data sheet and other product information, visit www.burr-brown.com

At TC = +25°C, VS = +24V, load = series diode MUR415 and 100W , and 4.99kW Flag pull-up to +5V, unless otherwise noted. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems. DRV102T, F PARAMETER CONDITIONS MIN TYP MAX UNITS OUTPUT Output Saturation Voltage, Source I O = 1A +1.7 +2.2 V Current Limit 2 2.7 3.4 A Under-Scale Current 16 mA Leakage Current Output Transistor Off, V S = +60V, VO = 0V –0.01 –2m A DIGITAL CONTROL INPUT (1) VCTR Low (output disabled) 0 +1.2 V VCTR High (output enabled) +2.2 V S V ICTR Low (output disabled) V CTR = 0V –80 (2) mA ICTR High (output enabled) V CTR = +5V 20 (2) mA Propagation Delay: On-to-Off 0.9 ms Off-to-On 1.8 ms DELAY TO PWM (3) dc to PWM Mode Delay Equation(4) Delay to PWM » CD • 106 (CD in F) s Delay Time C D = 0.1mF 80 97 110 ms Minimum Delay Time(5) C D = 0 15 ms DUTY CYCLE ADJUST Duty Cycle Range 10 to 90 % Duty Cycle Accuracy 49% Duty Cycle, R PWM = 25.5kW– 1 –7% vs Supply Voltage 49% Duty Cycle, V S = 8V to 60V –1 –5% Nonlinearity(6) 20% to 80% Duty Cycle –2 % FSR DYNAMIC RESPONSE Output Voltage Rise Time V O = 10% to 90% of VS 0.25 2.5 ms Output Voltage Fall Time V O = 90% to 10% of VS 0.25 2.5 ms Oscillator Frequency 19 24 29 kHz FLAG Normal Operation 20k W Pull-Up to +5V, IO < 1.5A +4 +4.9 V Fault(7) Sinking 1mA +0.2 +0.4 V Sink Current V FLAG = 0.4V 2 mA Under-Current Flag: Set 5.2 ms Reset 11 ms Over-Current Flag: Set 5.2 ms Reset 11.5 ms THERMAL SHUTDOWN Junction Temperature Shutdown +165 °C Reset from Shutdown +150 °C POWER SUPPLY Specified Operating Voltage +24 V Operating Voltage Range +8 +60 V Quiescent Current I O = 0 6.5 9 mA TEMPERATURE RANGE Specified Range –55 +125 °C Storage Range –55 +125 °C Thermal Resistance, qJC 7-Lead DDPAK, 7-Lead TO-220 3 °C/W Thermal Resistance, qJA 7-Lead DDPAK, 7-Lead TO-220 No Heat Sink 65 °C/W NOTES: (1) Logic high enables output (normal operation). (2) Negative conventional current flows out of the terminals. (3) Constant dc output to PWM (pulse-width modulated) time. (4) Maximum delay is determined by an external capacitor. Pulling the Delay Adjust pin low corresponds to an infinite (continuous) delay. (5) Connecting the Delay Adjust pin to +5V reduces delay time to 3ms. (6) VIN at pin 3 to percent of duty cycle at pin 6. (7) A fault results from over-temperature, over-current, or under-current conditions.

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may de- grade device reliability. (2) Vapor-phase or IR reflow techniques are recom- mended for soldering the DRV102F surface-mount package. Wave soldering is not recommended due to excessive thermal shock and “shadowing” of nearby devices. ABSOLUTE MAXIMUM RATINGS (1) ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 7-Lead Stagger-Formed TO-220 NOTE: Tabs are electrically connected to ground (pin 4). 1234 5 6 7 7-Lead DDPAK Surface-Mount PWM PWM Gnd Out VS Delay In 1234 5 6 Flag Gnd Out VS Delay In Flag PACKAGE SPECIFIED DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT PRODUCT PACKAGE NUMBER (1) RANGE MARKING NUMBER (2) MEDIA DRV102T 7-Lead Stagger-Formed TO-220 327 –55 °C to +125°C DRV102T DRV102T Rails DRV102F 7-Lead DDPak Surface Mount 328 –55 °C to +125°C DRV102F DRV102F Rails " " " " " DRV102F/500 Tape and Reel NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /500 indicates 500 devices per reel). Ordering 500 pieces of “DRV102F/500” will get a single 500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book. PACKAGE/ORDERING INFORMATION

PIN # NAME DESCRIPTION Pin 1 Input The input is compatible with standard TTL levels. The device output becomes enabled when the input voltage is driven above the typical switching threshold, 1.7V. Below this level, the output is disabled. With no connection to the pin, the input level rises to 3.4V. Input current is 20mA when driven high and 80mA with the input low. The input may be driven to the power supply (VS) without damage. Pin 2 Delay Adjust This pin sets the duration of the initial 100% duty cycle before the output goes into PWM mode. Leaving this pin floating results in a delay of approximately 15ms, which is internally limited by parasitic capacitance. Minimum delay may be reduced to less than 3ms by tying the pin to 5V. This pin connects internally to a 3mA current source from VS and to a 3V threshold comparator. When the pin voltage is below 3V, the output device is 100% on. The PWM oscillator is not synchronized to the Input (pin 1), so the first pulse may be extended by any portion of the programmed duty cycle. Pin 3 Duty Cycle Adjust Internally, this pin connects to the input of a comparator and a 19kW resistor to ground. It is driven by a 200mA current source (PWM) from V S. The voltage at this node linearly sets the duty cycle. Duty cycle can be programmed with a resistor, analog voltage, or output of a D/A converter. The active voltage range is from 0.55V to 3.7V to facilitate the use of single-supply control electronics. At 0.56V (or R PWM = 4.4kW ), duty cycle is near 90%. Swing to ground should be limited to no lower than 0.1V. PWM frequency is a constant 24kHz. Pin 4 Ground This pin is electrically connected to the package tab. It must be connected to system ground for the DRV102 to function. It carries the 6.5mA quiescent current. Pin 5 V S This is the power supply pin. Operating range is +8V to +60V. Pin 6 Out The output is the emitter of a power npn with the collector connected to V S. Low power dissipation in the DRV102 is obtained by low saturation voltage and fast switching transitions. Rise time is less than 250ns, fall time depends on load impedance. A flyback diode is (D 1) needed with inductive loads to conduct the load current during the off cycle. The external diode should be selected for low forward voltage. The internal clamp diode provides protection but should not be used to conduct load currents. An additional diode (D 2), located in series with Out pin, is required for inductive loads. Pin 7 Flag Normally high (active low), the Flag signals either an over-temperature, over-current, or under-current fault. The over/under- current flags are true only when the output is on (constant dc output or the “on” portion of PWM mode). A thermal fault (thermal shutdown) occurs when the die surface reaches approximately 165°C and latches until the die cools to 150°C. Its output requires a pull-up resistor. It can typically sink two milliamps, sufficient to drive a low-current LED. PIN DESCRIPTIONS LOGIC BLOCK DIAGRAM C D R PWM Input On Off Over/Under Current DRV102 Flag Thermal Shutdown PWM (2) Delay Load NOTES: (1) Schottky Power Rectifier for low power dissipation. (2) Schottky or appropriately rated silicon diode. (+8V to +60V) Gnd 4 Out D 2 D 1 (1) VS

TYPICAL PERFORMANCE CURVES At TC = +25°C and VS = +24V, unless otherwise noted. OUTPUT SATURATION VOLTAGE vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Saturation Voltage (V) 2.25 1.75 1.5 1.25 0.75 IO = 2A IO = 1.5A IO = 1A IO = 0.1A QUIESCENT CURRENT vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Quiescent Current (mA) 7.5 6.5 5.5 VS = +60V VS = +8V VS = +24V DUTY CYCLE and DUTY CYCLE ERROR vs VOLTAGE VPWM (V) Duty Cycle (%) Duty Cycle Error (%) Duty Cycle Error IO = 0.1A IO = 1A IO = 0.1A to 1A DUTY CYCLE vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Duty Cycle (%) VS = +8V R PWM = 25.5kW VS = +24V VS = +60V CURRENT LIMIT vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Current Limit (mA) 3.25 2.75 2.5 2.25 VS = +60V, Load = 5W VS = +24V, Load = 5W VS = +8V, Load = 1W UNDER-SCALE CURRENT vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Under-Scale Current (mA) VS = +8V to +60V

TYPICAL PERFORMANCE CURVES (CONT) At TC = +25°C and VS = +24V, unless otherwise noted. VOUT FLAG OPERATION OVER-CURRENT LIMIT (VS = +60V, CD = 220pF, RPWM = 25.5kW , Load = 350mH || 47W ) FLAG OPERATION UNDER-CURRENT (VS = +60V, CD = 120pF, RPWM = 25.5kW , No Load) 0.5A VOUT DC TO PWM MODE DRIVING INDUCTIVE LOAD (VS = +60V, CD = 120pF, RPWM = 30.1kW , Load = 350mH) TYPICAL SOLENOID CURRENT WAVEFORM (VS = +60V, CD = 0.1mF, RPWM = 30.1kW , Load = 350mH) 50ms/div Inductive load ramp current 50ms/div 60V 40V 20V ISUPPLY PWM ModeConstant Output Flag only on during constant output or “ON” portion of PWM mode 60V 40V 20V VINVFLAG 50ms/div 25ms/div PWM Mode 60V 40V 20V VFLAG Onset of current limit where VOUT begins to drop Flag only set during constant output mode or “ON” portion of PWM mode Solenoid Closure Solenoid Motion Period VINSolenoid Current 0.5A 10ms/div CURRENT LIMIT REPSONSE (Load = 1W , 2kW pull-up to +5V on Flag pin) OSCILLATOR FREQUENCY vs TEMPERATURE –75 –55 –35 –15 5 25 45 65 85 105 125 Temperature (°C) Oscillator Frequency (kHz) 24.2 24.0 23.8 23.6 23.4 VS = +8V VS = +60V VFLAG 2.5V IOUT

TYPICAL PERFORMANCE CURVES (CONT) At TC = +25°C and VS = +24V, unless otherwise noted. OUTPUT LEAKAGE CURRENT vs TEMPERATURE –75 –55 –35 –15 5 25 45 65 85 105 125 Temperature (°C) Leakage Current (µA) –200 –175 –150 –125 –100 –75 Output Transistor Off VO = 0V VS = +60V VS = +8V VS = +24V NOMINAL DELAY TIME TO PWM vs TEMPERATURE –75 –50 –25 0 25 50 75 100 125 Temperature (°C) Delay (ms) 103 101 C D = 0.1µFVS = +8V VS = +24V VS = +60V CURRENT LIMIT PRODUCTION DISTRIBUTION Percent of Units (%) Current Limit (A) Typical distribution of packaged units. DRV102F and DRV102T included. DELAY TIME TO PWM PRODUCTION DISTRIBUTION Percent of Units (%) Delay Time to PWM (ms) Typical distribution of packaged units. DRV102F and DRV102T included. C D = 0.1µF 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 DUTY CYCLE ACCURACY PRODUCTION DISTRIBUTION Percent of Units (%) Duty Cycle Accuracy (%) Typical distribution of packaged units. DRV102F and DRV102T included. Nominal Duty Cycle = 49% R PWM = 25.5kW –7 –6 –5 –4 –3 –2 –1 0 1 2 3 4 5 6 7

connected to the power supply pin. The Input (pin 1) is compatible with standard TTL levels. DRV102 output off. Input current is typically 80mA. FIGURE 1. Basic Circuit Connections and Timing Diagram. Ground (pin 4) is electrically connected to the package tab. 1 in Figure 1a) across the output is required. Flag and ground for noisy applications.

• • • Initial dc Output (set by value of CD ) PWM Mode (resistor or voltage controlled) NOTE: (1) External flyback diode required for inductive loads to conduct load current during the off cycle. Flyback diode shown near DRV102. For some applications with remotely located load, it may be desirable to place the diode near the solenoid—see “Flyback Diode” text. Motorola MSRS1100T3 (1A, 100V) or MBRS360T3 (3A, 60V). 0.1µF (+8V to +60V)

The difficulty in selecting the heat sink required lies in determining the power dissipated by the DRV102. For dc output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor times the duty cycle. Other loads are not as simple. Once power dissipation for an application is known, the proper heat sink can be selected. Heat Sink Selection Example A TO-220 package’s maximum dissipation is 2 Watts. The maximum expected ambient temperature is 80°C. Find the proper heat sink to keep the junction temperature below 125°C. Combining Equations 1 and 2 gives: T J = TA + PD (qJC + qCH + qHA ) (3) TJ, TA , and PD are given. qJC is provided in the Specifica- tions table, 3°C/W. qCH can be obtained from the heat sink manufacturer. Its value depends on heat sink size, area, and material used. Semiconductor package type, mounting screw torque, insulating material used (if any), and thermal joint compound used (if any) also affect qCH . A typical qCH for a TO-220 mounted package is 1°C/W. Now we can solve for qHA : (4) To maintain junction temperature below 125°C, the heat sink selected must have a qHA less than 18.5°C/W. In other words, the heat sink temperature rise above ambient must be less than 37°C (18.5°C/W • 2W). For example, at 2 Watts Thermalloy model number 6030B has a heat sink temperature rise of about 33°C above ambient, which is below the 37°C required in this example. Figure 13 shows power dissipation versus ambient temperature for a TO-220 package with a 6030B heat sink. Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower qCA (qCH + qHA ) dramatically. Heat sink manufac- turers provide thermal data for both of these cases. For additional information on determining heat sink require- ments, consult Application Bulletin AB-038. As mentioned earlier, once a heat sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection. qq q q HA JA D JC CH HA TT P=+ () = °° °+ °() =° ± ±

125 C ± 80 C

2W ± 3 C/W 1 C/W 18.5 C/W

FIGURE 17. Improved Switching Time When Driving Multiple Loads.

FIGURE 18. (a) Constant Temperature Controller. (b) Improved Accuracy Constant Temperature Controller. to the mechanical mounting requirements.