DAT-31A-PP MINI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 8
Technical content
CASE STYLE: DG983-2 The Big Deal
- Wideband, operates up to 4 GHz
- Immune to latchup
- High IP3, 52 dBm Product Overview The DAT-31A+ series of 50 Ω digital step attenuators provides adjustable attenuation from 0 to 31 dB in 1.0 dB steps. The control is a 5-bit serial/parallel interface, and the attenuators operate with either single positive or dual (positive and negative) supply voltage. DAT-31A+ series models are produced by a unique CMOS process on silicon, offering the performance of GaAs with the advantages of conventional CMOS devices. Feature Advantages Wideband operation, specified from DC to 4.0 GHz Can be used in multiple applications such as communications, satellite and defense, reducing part count. Serial or parallel interface Models available with serial or parallel interface mode to suit customer demand. Good VSWR, 1.2:1 typ. Eases interfacing with adjacent components and results in low amplitude ripple. Single positive supply models: (Model suffixes: -SP+ and –PP+) +2.3 to +3.6V+ Use of single positive supply simplifies power supply design. An internal negative voltage generator supplies the desired negative voltage. Single positive supply results in excellent spurious performance, -140 dBm typical. Dual supply models: (Model suffixes: -SN+ and –PN+) +2.7 to +3.6V (Positive) and -3.6 to -3.2V (Negative) Dual supply provides spurious-free operation. It also allows fast switching up to 1 MHz (vs. 25 kHz for single supply). Useable over a wide range of supply voltages, +2.3/2.7 to 5.2V Wide range fo positive operating voltages allows the DAT-31A+ Series of models to be used in a wide range of applications. See Application Note AN-70-006 for operation above +3.6V Footprint compatible to DAT-31-XX+ Series (XX=SN/SP/PN/PP) Can fit into existing footprint and provide wideband performance, to 4 GHz instead of 2.4 GHz. DAT-31A+ Series Key Features 50Ω 0 to 31 dB, 1.0 dB Step DC to 4.0 GHz Surface Mount
- Immune to latch up
- Excellent accuracy, 0.1 dB Typ
- Low Insertion Loss
- High IP3, +52 dBm Typ
- Very low DC power consumption
- Excellent return loss, 20 dB Typ
- Small size 4.0 x 4.0 mm Typical Applications
- Base Station Infrastructure
- Portable Wireless
- CATV & DBS
- MMDS & Wireless LAN
- Wireless Local Loop
- UNII & Hiper LAN
- Power amplifier distortion canceling loops General Description The DAT -31A-PP+ is a 50Ω RF digital step attenuator that offers an attenuation range up to 31 dB in 1.0 dB steps. The control is a 5-bit parallel interface, operating on single (positive) supply voltage. The DAT -31A- PP+ is produced using a unique CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices. Digital Step Attenuator 31 dB, 1.0 dB Step
5 Bit, Parallel Control Interface, Single Supply Voltage
50Ω DC-4000 MHz Simplified Schematic DAT-31A-PP+ CASE STYLE: DG983-2 +RoHS Compliant The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications REV. C M164761 DAT -31A-PP+ 171110 MCL NY RF Input 16dB 8dB 4dB 2dB 1dB Parallel Control Control Logic Interface Latch Enable RF Out
- Tested on Evaluation Board TB-339, See Figure 3.
- Input IP3 and 1dB compression degrades below 1 MHz. Input power not to exceed max operating specification for continuous operation.
- Permanent damage may occur if any of these limits are exceeded.
- Operation between max operating and absolute max input power will result in reduced reliability.
Voltage on any control input -0.3V Min., 3.6V Max.
- For operation above +3.6V, see Application Note AN-70-006
- Except, 30µA typ for C16, PUP1 at +3.6V
Figure 1. Max Input Operating Power vs Frequency
Digital Step Attenuator DAT-31A-PP+ Page 4 of 8 Mini-Circuits Pin Description Pin Configuration (Top View) Function Pin Number Description C16 1 Control for Attenuation bit, 16dB (Note 3, 7) RF in 2 RF in port (Note 1) N/C 3 Not connected (Note 4) GND 4 Ground connection LE 5 Latch Enable Input (Note 2) VDD 6 Positive Supply Voltage PUP1 7 Power-up selection (Note 7) PUP2 8 Power-up selection VDD 9 Positive Supply Voltage GND 10 Ground connection GND 11 Ground connection GND 12 Ground connection (Note 6) GND 13 Ground connection RF out 14 RF out port (Note 1) C8 15 Control for attenuation bit, 8 dB C4 16 Control for attenuation bit, 4 dB C2 17 Control for attenuation bit, 2 dB GND 18 Ground Connection C1 19 Control for attenuation bit, 1 dB N/C 20 Not Connected (Note 4) GND Paddle Paddle ground (Note 5) Notes: 1. Both RF ports must be held at 0VDC or DC blocked with an external series capacitor. 2. Latch Enable (LE) has an internal 2MΩ to internal positive supply voltage. 3. Place a 10KΩ resistor in series, as close to pin as possible to avoid freq. resonance. 4. Place a shunt 10KΩ resistor to GND 5. The exposed solder pad on the bottom of the package (See Pin configuration) must be grounded for proper device operation. 6. Ground must be less than 80 mil (0.08”) from Pin 12 for proper device operation. 7. This pin has an internal 200 kΩ resistor to ground. Device Marking MCL Pin 1 Index DS50 Parallel Serial GND GND GND GND VDD VDD VDD N/C N/C RFout LE Clock Data RFin C16 N/C 2x2mm Paddle ground GND GND GND GND GND VDD VDD PUP2 PUP1 RFout LE GND N/C RFin C16 N/C 2x2mm Paddle ground
Table 2 (Parallel Interface AC Characteristics), and switching speed. state control values, then pulse LE HIGH to LOW (per Figure 1) to latch new attenuation state into device. the device (using hardwire, switches, or jumpers). Table 1. Truth Table Table 2. Parallel Interface AC Characteristics Pin 20 must always be low to prevent the attenuator from entering an unknown state.
ation state to be established before an initial parallel control word is provided. (Power-Up Truth Table, Parallel Mode). Power-Up with LE=1 provides normal parallel operation with C1-C16, and PUP1 and PUP2 are not active. Table 3. Power-Up Truth Table, Parallel Mode nect, without effect on attenuation state.
Digital Step Attenuator DAT-31A-PP+ Page 7 of 8 Mini-Circuits Bill of Materials N5, N7, N9, N11, N13 N15, N21 & N25 Resistor 0603 10 KOhm ± 1% N28 & N29 Resistor 0603 475 Ohm ± 1% N35 - N37 Resistor 0603 0 Ohm N17 Resistor 0402 10 KOhm ± 1% N6, N8, N10, N12, N14, N16, N24, N26 & N32 NPO Capacitor 0603 100pF ± 5% N27 & N31 Tantalum Capacitor 0805 100nF ± 10% N3 & N4 Hex Invert Trigger MSL1 N23 Dual Schmitt Trigger Buffer SC-70 MSL1 TB-339 Notes 1. Both RF ports must be held at 0VDC or DC blocked with an external series capacitor. 3. VDD=Vdd Fig 3. Evaluation Board Schematic, TB-339, used for characterization (DUT not soldered on TB-339) Test Equipment For Insertion Loss, Isolation and Return Loss: Agilent’s E5071C Network Analyzer & E3631A Power Supply. For Compression: Agilent’s N9020A Signal Analyzer, E8247C RF Generator, E3631A Power Supply & U2004A Power Sensor. For Input IP3: Agilent’s N9020A Signal Analyzer, N5181A Signal Generators, E3631A Power Supply, U2004A Power Sensor. For Spurs: Agilent N5181A Signal Generator, E4440A Spectrum Analyzer. For Switching Time: Agilent’s N5181A Signal Generator, 81110A Pulse Generator, 54832B Oscilloscope, E3631A Power Supply. For Max Control Frequency: Agilent’s N5181A Signal Generator, N9020A Signal Analyzer, E3631A Power Supply, 81110A Pulse Generator. Measurement Conditions For Insertion Loss, Isolation and Return Loss: VDD=+2.3/+3/+5.5V &Pin=0dBm For Compression: Pin=0/+24dBm. VDD=+3V For Input IP3: Pin=+10dBm/tone. Tone spacing: 0.1 MHz to 1 MHz RF Freq and 1 MHz to 4200 MHz RF Freq, VDD=+3V For Spurs: RF IN at 1000MHz and -20dBm. VDD=+3V For Switching Time: RF Freq=501MHz/0dBm, Pulse for LE=1Hz/0/+3.4V, Delay=500ms, Width=500ms. VDD=+3V For Max Control Frequency: RF Freq=501MHz, 0dBm. VDD=+3V
Digital Step Attenuator DAT-31A-PP+ Page 8 of 8 Mini-Circuits ESD Rating Human Body Model (HBM): Class 1C (1000 to <2000V) in accordance with MIL-STD-883 method 3015 MSL Rating Moisture Sensitivity: MSL1 in accordance with IPC/JEDEC J-STD-020D Performance Data Data Table Swept Graphs S-Parameter (S2P Files) Data Set (.zip file) Case Style DG983-2 Plastic package, exposed paddle, lead finish: NiPdAu Tape & Reel F87 Standard quantities available on reel 7” reels with 20, 50, 100 or 200 devices 13” reels with 3K devices Suggested Layout for PCB Design PL-189 Evaluation Board TB-339 Environmental Ratings ENV33T1 Additional Detailed Technical Information additional information is available on our dash board. To access this information click here MSL Test Flow Chart Additional Notes A. Performance and quality attributes and conditions not expressly stated in this specification document are intended to be excluded and do not form a part of this specification document. B. Electrical specifications and performance data contained in this specification document are based on Mini-Circuit’s applicable established test performance criteria and measurement instructions. C. The parts covered by this specification document are subject to Mini-Circuits standard limited warranty and terms and conditions (collectively, “Standard Terms”); Purchasers of this part are entitled to the rights and benefits contained therein. For a full statement of the Standard Terms and the exclusive rights and remedies thereunder, please visit Mini-Circuits’ website at www.minicircuits.com/MCLStore/terms.jsp Visual Inspection Electrical Test SAM Analysis Reflow 3 cycles, 260°C Soak 85°C/85RH 168 hours Bake at 125°C, 24 hours Visual Inspection Electrical Test SAM Analysis Start Finish