DAC2932 BURR-BROWN | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 24

Technical content

SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 /C0068/C0117/C0097/C0108/C0044 /C0049/C0050/C0262/C0066/C0105/C0116/C0044 /C0052/C0048/C0077/C0083/C0080/C0083 /C0068/C0105/C0103/C0105/C0116/C0097/C0108/C0262/C0116/C0111/C0262/C0065/C0110/C0097/C0108/C0111/C0103/C0032/C0067/C0111/C0110/C0118/C0101/C0114/C0116/C0101/C0114 /C0068/C0065/C0067/C0050/C0057/C0051/C0050

FEATURES

/C0068Dual, 12-Bit, 40MSPS Current Output DAC /C0068Four 12-Bit Voltage Output DACs—for Transmit Control /C0068Single +3V Operation /C0068Very Low Power: 29mW /C0068High SFDR: 75dB at fOUT = 5MHz /C0068Low-Current Standby or Full Power-Down Modes /C0068Internal Reference /C0068Optional External Reference /C0068Adjustable Full-Scale Range: 0.5mA to 2mA

APPLICATIONS

/C0068Transmit Channels − I and Q − PC Card Modems: GPRS, CDMA − Wireless Network Cards (NICs) /C0068Signal Synthesis (DDS) /C0068Portable Medical Instumentation /C0068Arbitrary Waveform Generation (AWG)

DESCRIPTION

The DAC2932 is a dual 12-bit, current-output digital-to-analog converter (DAC) designed to combine the features of high dynamic range and very low power consumption. The DAC2932 converter supports update rates of up to 40MSPS. In addition, the DAC2932 features four 12-bit voltage output DACs, which can be used to perform system control functions. The advanced segmentation architecture of the DAC2932 is optimized to provide a high spurious-free dynamic range (SFDR). The DAC2932 has a high impedance (> 200kΩ) differential current output with a nominal range of 2mA and a compliance voltage of up to 0.8V. The differential outputs allow for either a differential or single-ended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer. Using a small geometry CMOS process, the monolithic DAC2932 is designed to operate within a single-supply range of 2.7V to 3.3V. Low power consumption makes it ideal for portable and battery-operated systems. Further optimization by lowering the output current can be realized with the adjustable full-scale option. The full-scale output current can be adjusted over a span of 0.5mA to 2mA. For noncontinuous operation of the DAC2932, a full power-down mode can reduce the power dissipation to as little as 25µW. The DAC2932 is designed to operate with a single parallel data port. While it alternates the loading of the input data into separate input latches for both current output DACs (I-DACs), the updating of the analog output signal occurs simultaneously. The DAC2932 integrates a temperature compensated 1.22V bandgap reference. The DAC2932 also allows for additional flexibility of using an external ref- erence. The DAC2932 is available in a TQFP-48 package. /C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078 /C0068/C0065/C0084/C0065 /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110 /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116 /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110 /C0100/C0097/C0116/C0101/C0046 /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115 /C0099/C0111/C0110/C0102/C0111/C0114/C0109 /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115 /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115 /C0111/C0102 /C0084/C0101/C0120/C0097/C0115 /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115 /C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100 /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046 /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110 /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103 /C0100/C0111/C0101/C0115 /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121 /C0105/C0110/C0099/C0108/C0117/C0100/C0101 /C0116/C0101/C0115/C0116/C0105/C0110/C0103 /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046 www.ti.com Copyright  2003−2004, Texas Instruments Incorporated Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com

ORDERING INFORMATION

PRODUCT PACKAGE-LEAD PACKAGE DESIGNATOR (1) SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER TRANSPORT MEDIA, QUANTITY DAC2932 TQFP-48 PFB −40°C to +85°C DAC2932 DAC2932PFBT Tape and Reel, 250 DAC2932 TQFP-48 PFB −40°C to +85°C DAC2932 DAC2932PFBR Tape and Reel, 2000 (1)For the most current specification and package information, refer to our web site at www .ti.com. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted DAC2932 UNIT +VA to AGND −0.3 to +4 V +VD to DGND −0.3 to +4 V AGND to DGND −0.2 to +0.2 V +VA to +VD −0.7 to +0.7 V CLK, PD, STBY, CS to DGND −0.3 to VD + 0.3 V D0−D1 1 to DGND −0.3 to VD + 0.3 V IOUT , IOUT to AGND −0.5 to VA + 0.3 V REFV to AGNDV −0.3 to VAV + 0.3 V GSET , REFIN, FSA to AGND −0.3 to VA + 0.3 V VOUT x to AGNDV −0.3 to VAV + 0.3 V DIN to DGNDV −0.3 to VDV + 0.3 V Junction temperature +150 °C Case temperature +100 °C Storage temperature range −40 to +150 °C This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. FUNCTIONAL BLOCK DIAGRAM STBY CS DIN SCLK SYNC PD CLK Parallel Data Input, [D0:D11] 12−Bit Data, Interleaved DAC2932 REF IN +VD+VAGSET FSA1 FSA2 AGND DGND IOUT1 IOUT1 IOUT2 IOUT2 VOUT1 VOUT2 VOUT3 VOUT4 +1.22V Reference Latch Serial− to−Parallel Shift Register Input Latch and De−Multiplexer Reference Control Amp 12−Bit 40MSPS I−DAC1 DAC Latch 1 12−Bit 40MSPS I−DAC2 12−Bit String−DAC1 Latch 12−Bit String−DAC2 Latch 12−Bit String−DAC3 Latch 12−Bit String−DAC4 DAC Latch 2 Data2 CLK2 Clock I−DAC Section A0 A A A A Dx12 REFV +VDV +VAV AGNDVDGNDVPDV V−DAC Section Data1 CLK1

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com ELECTRICAL CHARACTERISTICS: I-DAC At TA = TMIN to TMAX (typical values are at TA = 25°C), +VA = +3V, +VD = +3V, Update Rate = 40MSPS, IOUTFS = 2mA, RL = 250Ω, CL ≤ 10pF, GSET = H, and internal reference, unless otherwise noted. DAC2932 PARAMETER TEST CONDITIONS MIN TYP MAX UNITS Resolution 12 Bits Output update rate (fCLOCK ) 40 MSPS Specified temperature range, operating Ambient, TA −40 +85 °C Static Accuracy(1)(2) Differential nonlinearity (DNL) −3.5 ±0.5 +3.5 LSB Integral nonlinearity (INL) −8 ±1.5 +8 LSB Dynamic Performance(3) Spurious-free dynamic range (SFDR) To Nyquist, 0dBFS fOUT = 0.2MHz, fCLOCK = 20MSPS 68 dBc fOUT = 0.55MHz, fCLOCK = 40MSPS 71 dBc fOUT = 1MHz, fCLOCK = 25MSPS(4) 58 70 dBc fOUT = 2.2MHz, fCLOCK = 40MSPS 72 dBc fOUT = 5MHz, fCLOCK = 40MSPS 75 dBc fOUT = 10MHz, fCLOCK = 40MSPS 69 dBc fOUT = 20MHz, fCLOCK = 40MSPS 57 dBc Spurious-free dynamic range within a window fOUT = 2.2MHz, fCLOCK = 40MSPS 1MHz span 76 dBc fOUT = 10MHz, fCLOCK = 40MSPS 2MHz span 74 dBc Total harmonic distortion (THD) fOUT = 0.55MHz, fCLOCK = 40MSPS −70 dBc fOUT = 1MHz, fCLOCK = 25MSPS(4) −58 −69 dBc fOUT = 2.2MHz, fCLOCK = 40MSPS −70 dBc Signal-to-noise and distortion (SINAD) fOUT = 1MHz, fCLOCK = 25MSPS(4) 52 61 dBc Output settling time(1) to 0.1% 20 ns Output rise time(1) 10% to 90% 7.7 ns Output fall time(1) 10% to 90% 7.4 ns DC Accuracy Full-scale output range(5)(6) (FSR) All bits high, IOUT1 , IOUT2 0.5 2 mA Output compliance range(7), VCO −0.5 +0.5 +0.8 V Gain error (Full-Scale) −2 ±0.5 +2 %FSR Gain error drift 70 ppmFSR/ °C Gain matching −2.5 +0.6 +2.5 %FSR Offset error ±0.001 %FSR Power-supply rejection, +VA +3V, ±10%, at 25°C −0.9 +0.5 +0.9 %FSR/V Power-supply rejection, +VD +3V, ±10%, at 25°C −0.12 +0.03 +0.12 %FSR/V Output resistance 200 kΩ Output capacitance IOUT , IOUT to Ground 5 pF (1)At output IOUT1 , IOUT2 , while driving a 250Ω load, transition from 000h to FFFh. (2)Measured at fCLOCK = 25MSPS and fOUT = 1.0MHz. (3)Differential, transformer (n = 4:1) coupled output, RL = 400Ω. (4)Differential outputs with a 250Ω load. (5)Nominal full−scale output current is IOUTFS /C004332 /C0032IREF /C004332 /C0032 V REF R SET ; with VREF /C00431.22V (typ) and RSET /C004319.6k/C0087(1%) (6)Ensured by design and characterization; not production tested. (7)Gain error to remain ≤10% FSR over the full compliance range. (8)Combined power dissipation of I-DAC and V-DAC.

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com ELECTRICAL CHARACTERISTICS: I-DAC (continued) At TA = TMIN to TMAX (typical values are at TA = 25°C), +VA = +3V, +VD = +3V, Update Rate = 40MSPS, IOUTFS = 2mA, RL = 250Ω, CL ≤ 10pF, GSET = H, and internal reference, unless otherwise noted. DAC2932 PARAMETER UNITSMAXTYPMINTEST CONDITIONS Reference Voltage, VREF +1.14 +1.22 +1.26 V Tolerance ±30 mV Voltage drift −40 ppm/°C Output current 10 µA Input resistance 1 M Ω Input compliance range External VREF +1.22 V Small-signal bandwidth 0.1 MHz Digital Inputs(6) Logic coding Straight binary Logic high voltage, VIH +2 +3 V Logic low voltage, VIL 0 +0.8 V Logic high current ±1 µA Logic low current ±1 µA Input capacitance 5 pF Power Supply Analog supply voltage, +VA, +VAV 2.7 3 3.3 V Digital supply voltage, +VD , +VDV 2.7 3 3.3 V Analog supply current, IVA fCLOCK = 25MSPS, digital inputs at 0 4.7 mA IVA fCLOCK = 40MSPS, fOUT = 2.2MHz 5.4 mA IVA Standby mode 0.4 mA Digital supply current, IVD fCLOCK = 25MSPS, digital inputs at 0 2 mA lVD fCLOCK = 40MSPS, fOUT = 2.2MHz 4.3 mA IVD Standby mode, clock off 0.02 mA IVD Standby mode, CS = 0, fCLOCK = 25MSPS 1.3 mA Power dissipation, PD(8) fCLOCK = 25MSPS, digital inputs at 0 20 25 mW PD fCLOCK = 40MSPS, fOUT = 2.2MHz 29 mW PD Standby mode, fCLOCK = 25MSPS 5.5 7 mW PD Power-down mode, clock off, digital inputs at 0 25 µW Thermal resistance TQFP-48 θJA 97.5 °C/WTQFP-48 θJC 20 °C/W (1)At output IOUT1 , IOUT2 , while driving a 250Ω load, transition from 000h to FFFh. (2)Measured at fCLOCK = 25MSPS and fOUT = 1.0MHz. (3)Differential, transformer (n = 4:1) coupled output, RL = 400Ω. (4)Differential outputs with a 250Ω load. (5)Nominal full−scale output current is IOUTFS /C004332 /C0032IREF /C004332 /C0032 V REF R SET ; with VREF /C00431.22V (typ) and RSET /C004319.6k/C0087(1%) (6)Ensured by design and characterization; not production tested. (7)Gain error to remain ≤10% FSR over the full compliance range. (8)Combined power dissipation of I-DAC and V-DAC.

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com ELECTRICAL CHARACTERISTICS: V-DAC At TA = TMIN to TMAX (typical values are at TA = 25°C), +VAV = +3V, +VDV = +3V, RL = 2kΩ to GND, and CL = 40pF, unless otherwise noted. DAC2932 PARAMETER TEST CONDITIONS MIN TYP MAX UNITS Static Performance(1) Resolution 12 Bits Relative accuracy At 25°C −16 ±8 +16 LSB Differential nonlinearity, DNL Tested; monotonic by design −1 ±0.2 +1 LSB Zero code error(2) All 0s loaded to DAC register 0.2 +0.8 %FSR Full-scale error(2) All 1s loaded to DAC register −10 −3 +2 %FSR Zero code error drift 5 µV/°C Full-scale error drift −15 ppmFSR/ °C Output Characteristics(3) Reference voltage setting, REFV 0 +VAV V Output voltage settling time 1/4 scale to 3/4 scale change (400h to C00h) 3 µs C L = 470pF 5 µs Slew rate 1 V/µs Capacitive load stability R L = 2kΩ 470 pF Code change glitch impulse 1LSB change around major carry 11 nV-s Digital feedthrough 0.5 nV-s DC output impedance 4 Ω Short-circuit current 20 mA Power-up time Coming out of power-down mode 8 µs Logic Inputs(3) Input current ±1 µA Input low voltage, VIL 0 0.8 V Input high voltage, VIH 2 3 V Input capacitance 5 pF (1)Linearity calculated using a reduced code range of 48 to 3976. (2)Full-scale range (FSR) based on reference REFV = +VAV = +3.0V. (3)Ensured by design and characterization; not production tested.

Figure 1. Timing Diagram of I-DAC (1)Based on design simulation and characterization; not production tested. (2)All input signals are specified with tr = tf ≤ 2ns (10% to 90% of +VDV ) and timed from a voltage level of (VIL + VIH)/2. (3)Output delay time measured from 50% of rising clock edge to 50% point of full-scale transition.

Figure 2. Serial Write Operation of V-DAC (1)All input signals are specified with tr = tf ≤ 2ns (10% to 90% of +VDV ) and timed from a voltage level of (VIL + VIH)/2. (2)Based on design simulation and characterization; not production tested. (3)Maximum SCLK frequency is 20MHz at +VAV = +VDV = +2.7V to 3.3V. is set high, the selected V-DACs are updated with the same data word simultaneously.

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com PIN ASSIGNMENTS 48 47 46 45 44 43 42 41 40 39 38 13 14 15 16 17 18 19 20 21 22 23 DAC2932 (V− DAC Section) NC +V AV IOUT2 IOUT2 AGND A IOUT1 IOUT1 REF IN DGNDV SYNC SCLK DIN PDV REFV DV AGNDV VOUT4 VOUT3 VOUT2 VOUT1 DGND +VD CLK PD STBY CS GSET DGND AGND FSA2 FSA1 Bit_1 (MSB) Bit_2 Bit_3 Bit_4 Bit_5 Bit_6 Bit_7 Bit_8 Bit_9 Bit_10 Bit_11 Bit_12 (LSB) +V A AGND AGND AGND Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION D0:D11 1:12 I Parallel data input port for the dual I-DACs; MSB = D11, LSB = D0; interleaved operation. DGND 13 Digital ground of I-DAC +VD 14 Digital supply of I-DAC; 2.7V to 3.3V CLK 15 I Clock input of I-DAC PD 16 I Power-down pin; active high; a logic high initiates power-down mode. STBY 17 I Standby pin of I-DAC; active low; a logic low initiates Standby mode with PD = Low. A logic high configures the I-DAC for normal operation; pin will resume a high state if left open. CS 18 I Chip select; active low; enables the parallel data port of the I-DACs. Pin will resume a low state if left open. GSET 19 I Gain-setting mode. A logic high enables the use of two separate full-scale adjust resistors on pins FSA1 and FSA2. A logic low allows the use of a common full-scale adjust resistor connected to FSA1. The function of the FSA2 pin is disabled, and any remaining resistor has no effect. The value for the RSET resistor remains the same for a given full-scale range, regardless of the selected GSET mode. Pin will resume a low state if left open. DGND 20 Digital ground of I-DAC AGND 21 Analog ground of I-DAC AGND 22 Analog ground of I-DAC FSA2 23 I Full-scale adjust of I-DAC2; connect external gain setting resistor RSET2 = 19.6kΩ. FSA1 24 I Full-scale adjust of I-DAC1; connect external gain setting resistor RSET1 = 19.6kΩ. REF IN 25 I External reference voltage input; internal reference voltage output; bypass with 0.1µF to AGND for internal reference operation.

/C0068/C0065/C0067/C0050/C0057/C0051/C0050 SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004 www.ti.com Terminal Functions (continued) TERMINAL NAME DESCRIPTIONI/ONO. IOUT1 26 O Complementary current ouput of I-DAC1 IOUT1 27 O Current output of I-DAC1 AGND 28 Analog ground of I-DAC +VA 29 Analog supply of I-DAC; 2.7V to 3.3V +VA 30 Analog supply of I-DAC; 2.7V to 3.3V AGND 31 Analog ground of I-DAC AGND 32 Analog ground of I-DAC IOUT2 33 O Current output of I-DAC2 IOUT2 34 O Complementary current ouput of I-DAC2 +VAV 35 Analog supply of V-DAC; 2.7V to 3.3V NC 36 No internal connection VOUT1 37 O Voltage output of V-DAC1 VOUT2 38 O Voltage output of V-DAC2 VOUT3 39 O Voltage output of V-DAC3 VOUT4 40 O Voltage output of V-DAC4 AGNDV 41 Analog ground of V-DAC REFV 42 I Reference voltage input for V-DACs; typically connected to supply (+VAV ) +VDV 43 Digital supply of V-DAC; 2.7V to 3.3V PDV 44 I Power-down of V-DACs; active high; a logic high initiates the power-down mode DIN 45 I Serial digital input for V−DAC; see timing and application sections for details SCLK 46 I Clock input of V-DAC SYNC 47 I Frame synchronization signal for the serial data at DIN. Refer to timing section for details. DGNDV 48 Digital ground of V-DAC.

external setting resistor, RSET . IOUT and I/C0079/C0085/C0084 should be limited to +0.5V or less. of the DAC2932. Table 1 lists all pins and possible modes. V-DAC in a normal operating mode (fully functional). and will consume some power if the clock remains applied. being clocked, even with the clock signal applied. Table 1. Power-Down Modes

1 X X X I-DAC disabled Full power-down; STBY and CS have no effect High-Z

Figure 28. Equivalent Analog Output exceed the compliance range. particularly the case with high output frequencies. OUT1 and IOUT2 , as shown in Table 2. Table 2. Input Coding vs Analog Output Current of the converter yields the best dynamic performance. I-to-V or op-amp configuration may be considered. performance over a wide range of frequencies. isolated by the transformer.

the 16th falling edge of the clock (SCLK). occurs, as shown in Figure 39. close as physically possible to those device leads. multilayer PCB with separate power and ground planes. routing of the different supply currents and signal traces. prevent noise coupling onto the analog signal path. Figure 39. SYNC Interrupt Facility

Orderable Device Status(1) Package Type Package Drawing Pins Package Qty Eco Plan(2) Lead/Ball FinishMSL Peak Temp (3) DAC2932PFBR ACTIVE TQFP PFB 48 2000 TBD CU NIPDAU Level-2-240C-1 YEAR DAC2932PFBT ACTIVE TQFP PFB 48 250 TBD CU NIPDAU Level-2-240C-1 YEAR DAC2932PFBTG4 ACTIVE TQFP PFB 48 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR (1)The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontentfor the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS):TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br):TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. PACKAGE OPTION ADDENDUM www.ti.com 30-Mar-2005 Addendum-Page 1

MTQF019A – JANUARY 1995 – REVISED JANUARY 1998 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 4073176/B 10/96 Gage Plane 0,13 NOM 0,25 0,45 0,75 Seating Plane 0,05 MIN 0,17 0,27 SQ 7,20 6,80 5,50 TYP SQ8,80 9,20 1,05 0,95 1,20 MAX 0,08 0,50 M0,08 0°–7° NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright  2005, Texas Instruments Incorporated