CSPEMI202A CALMIRCO | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
Features
Two channels of EMI filtering Pi-style EMI filters in a capacitor-resistor-capacitor (C-R-C) network Greater than 40dB attenuation at 1GHz +8kV ESD protection on each channel (IEC 61000-4-2 Level 4, contact discharge) +15kV ESD protection on each channel (HBM) Supports bipolar signals—ideal for audio applications Chip Scale Package features extremely low lead inductance for optimum filter and ESD performance 5-bump, 0.950mm X 1.410mm footprint Chip Scale Package (CSP) Lead-free version available
Applications
EMI filtering and ESD protection for headset microphone ports Wireless Handsets Handheld PCs / PDAs MP3 Players Digital Camcorders Notebooks Desktop PCs Product Description The CSPEMI202A is a dual low-pass filter array inte- grating two pi-style filters (C-R-C) that reduce EMI/RFI emissions while at the same time providing ESD pro- tection. This part is custom-designed to interface with a microphone port on a cellular telephone or similar device. Each high quality filter provides more than 35dB attenuation in the 800-2700 MHz range. These pi-style filters support bidirectional filtering, controlling EMI both to and from a microphone element. They also support bipolar signals, enabling audio signals to pass through without distortion. In addition, the CSPEMI202A provides a very high level of protection for sensitive electronic components that may be subjected to electrostatic discharge (ESD). The input pins are designed and characterized to safely dissipate ESD strikes of 8kV, the maximum requirement of the IEC 61000-4-2 international stan- dard. Using the MIL-STD-883 (Method 3015) specifica- tion for Human Body Model (HBM) ESD, the device provides protection for contact discharges to greater than 15kV. The CSPEMI202A is particularly well suited for porta- ble electronics (e.g., cellular telephones, PDAs, note- book computers) because of its small package format and low weight. The CSPEMI202A is available in a space-saving, low-profile Chip Scale Package with optional lead-free finishing. Electrical Schematic 68Ω 47pF 47pF 68Ω MIC_OUT1 MIC_OUT2 GND MIC_IN2 MIC_IN1 47pF 47pF
© 2003 California Micro Devices Corp. All rights reserved. 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 L Tel: 408.263.3214 L Fax: 408.263.7846 L www.calmicro.com 10/09/03 CSPEMI202A
Ordering Information
Note 1: Parts are shipped in Tape & Reel form unless otherwise specified. Note 2: Lead-free devices are specified by using a "+" character for the top side orientation mark. PIN DESCRIPTIONS PIN NAME
DESCRIPTION
MIC_IN1 Microphone Input 1 (from microphone) MIC_IN2 Microphone Input 2 (from microphone) GND Device Ground MIC_OUT1 Microphone Output 1 (to audio circuitry) MIC_OUT2 Microphone Output 2 (to audio circuitry) MIC_IN1 MIC_IN2 MIC_OUT1 MIC_OUT2 GND Orientation Marking AD 2 3 C B A Orientation Marking (see note 2) PACKAGE / PINOUT DIAGRAMS Note: CSPEMI202A TOP VIEW BOTTOM VIEW (Bumps Down View) (Bumps Up View) 2) Lead-free devices are specified by using a "+" character for the top side orientation mark. 1) These drawings are not to scale. PART NUMBERING INFORMATION Bumps Package Standard Finish Lead-free Finish2 Ordering Part Number1 Part Marking Ordering Part Number1 Part Marking CSP CSPEMI202A AD CSPEMI202AG AD
© 2003 California Micro Devices Corp. All rights reserved. 10/09/03 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 L Tel: 408.263.3214 L Fax: 408.263.7846 L www.calmicro.com CSPEMI202A Specifications Note 1: TA=25°C unless otherwise specified. Note 2: ESD applied to input and output pins with respect to GND, one at a time. Note 3: Clamping voltage is measured at the opposite side of the EMI filter to the ESD pin. For example, if ESD is applied to Pin A1, then clamping voltage is measured at Pin C1. Note 4: Unused pins are left open Note 5: These parameters are guaranteed by design and characterization. ABSOLUTE MAXIMUM RATINGS PARAMETER RATING UNITS Storage Temperature Range -65 to +150 DC Power per Resistor 100 mW 200 mW STANDARD OPERATING CONDITIONS PARAMETER RATING UNITS Operating Temperature Range -40 to +85 ELECTRICAL OPERATING CHARACTERISTICS1 SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Resistance Ω Capacitance pF ILEAK Diode Leakage Current VIN=5.0V 1.0 µA VSIG Signal Voltage Positive Clamp Negative Clamp ILOAD = 10mA -10 -15 V V VESD In-system ESD Withstand Voltage a) Human Body Model, MIL-STD-883, Method 3015 b) Contact Discharge per IEC 61000-4-2 Level 4 Notes 2,4 and 5 ±15 kV kV VCL Clamping Voltage during ESD Discharge MIL-STD-883 (Method 3015), 8kV Positive Transients Negative Transients Notes 2,3,4 and 5 +15 -19 V V fC Cut-off frequency ZSOURCE = 50Ω, ZLOAD = 50Ω R = 68Ω, C = 47pF MHz
© 2003 California Micro Devices Corp. All rights reserved. Figure 6. Tape and Reel Mechanical Data