CS8120 CHERRY | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 8
Technical content
Features
n 5V ± 4% Output Voltage 300mA n Low Dropout Voltage (1V @ 150mA) n Low Quiescent Current (2.5mA @ IOUT = 150mA) n µP Compatible Control Functions n Low Current Sleep Mode IQ=250µA n Fault Protection Thermal Shutdown Short Circuit 60V Load Dump ENABLE RESET Package Options
5 Lead TO-220
Tab (Gnd)
14 Lead SOIC
8 Lead PDIP
5V , 300mA Linear Regulator with and ENABLERESET CS8120
Description
The CS8120 is a 5V, 300mA precision linear regulator with two microproces- sor compatible control functions and protection circuitry included on chip. The composite NPN-PNP output pass transistor assures a lower dropout volt- age (1V @ 200mA) without requiring excessive supply current (2.5mA). The CS8120Õs two logic control func- tions make this regulator well suited to applications requiring microprocessor- based control at the board or module level. controls the output stage. A high voltage (>2.9V) on the lead turns off the regula- torÕs pass transistor and sends the IC into Sleep mode where it draws only 250µA. The function sends a signal when the IC is power- ing up or whenever the output voltage moves out of regulation. The signal is valid down to V OUT = 1V. The CS8120 design optimizes supply rejection by switching the internal bandgap reference from the supply input to the regulator output as soon as the nominal output voltage is achieved. Additional on chip filtering enhances rejection of high frequency transients on all external leads. The CS8120 is fault protected against short circuit, over voltage and thermal runaway conditions. RESET RESET RESET ENABLE ENABLE Block Diagram * 1VIN SENSE NC VOUT Gnd NC NC NC NC NC NC NC RESETENABLE VIN ENABLE Gnd RESET VOUT SENSE NC NC 1V IN
3 Gnd
- TO-220 Block Diagram 1
5 Lead D2 PAK
Rev. 2/3/98 Cherry Semiconductor Corporation
2000 South County Trail, East Greenwich, RI 02818
Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com A Company ¨
Electrical Characteristics: VIN = 14V, IOUT =5 mA, -40ûC ² TJ ² 150ûC, -40ûC ² T C ² 125ûC unless otherwise specified PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CS8120 Absolute Maximum Ratings Lead Temperature Soldering * To have safe operating junction temperatures, low duty cycle pulse testing is used on tests where applicable. n Output Stage Output Voltage, VOUT 7V ² VIN ² 26V, 1mA ² IOUT ² 300mA 4.8 5.0 5.2 V Line Regulation 7V ² V IN ² 26V, IOUT = 200mA 50 mV Load Regulation 1mA ² I OUT ² 300mA 50 mV Supply Voltage Rejection V IN = 14VDC + 1VRMS 40 70 dB @120Hz, ILOAD = 25½ Dropout Voltage I OUT = 200mA 1.0 1.5 V Quiescent Current = High, V IN = 12V 0.25 0.65 mA = Low, IOUT = 200mA 2.5 15.0 mA n Protection Circuits Short Circuit Current 300 600 mA Thermal Shutdown 150 190 ûC Overvoltage Shutdown 26 40 V n Saturation Voltage 1V < V OUT < VRT(OFF), 3.1k½ pull-up 0.1 0.4 V to VOUT Output Leakage = Low 0 25 µA Current V OUT > VRT(ON), V = V OUT Power ON/OFF 3.1k½ pull-up to V OUT 0.7 1.0 V Peak Output Voltage Threshold ON V OUT - 0.10 V OUT - 0.04 V (VOUT Increasing) Threshold OFF 4.75 V OUT - 0.14 V (VOUT Decreasing) Threshold Hysteresis 10 40 mV n Input High Voltage 7V < V IN < 26V 2.9 3.9 V Input Low Voltage 7V < V IN < 26V 1.1 2.1 V Input Hysteresis 7V < V IN < 26V 0.4 0.8 2.8 V Input Current Gnd < V IN(HI) < VOUT -10 0 +10 µA ENABLE RESET RESET RESET RESET RESET ENABLERESET RESET RESET ENABLE ENABLE
-35 -40 -45 -50 0 100 200 300 400 500 -30 -25 -20 -15 -10 -40 ° C 25 ° C125 ° C IOUT (mA) Load Reg. (mV) VIN =14V Load Regulation vs. Output Current Over Temperature 5.02 5.01 4.99 4.98 4.97 4.96 4.95-40 -20 0 20 40 60 80 100 120 140 150 Junction Temperature (°C) VOUT (V) 5.00V @25°C IOUT = 100mA Output Voltage vs. Temperature -10 0 50 100 150 200 250 300 350 400 450 500 -40 ° C 125 ° C IOUT (mA) Line Reg. (mV) 25°C VIN = 7 to 25V Line Regulation vs. Output Current Over Temperature 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 Output Current (mA) Dropout Voltage (V) -40°C 25°C 125°C 50 100 350150 200 250 300 Dropout Voltage vs. Output Current Over Temperature CS8120 Typical Performance Characteristics Package Lead Description PACKAGE LEAD # LEAD SYMBOL FUNCTION
5 Lead 8 Lead 14 Lead SO 5 Lead D 2
12 1 1 V IN Supply voltage to IC, usually direct from the battery. 2 4 5 2 CMOS compatible logical input. V OUT is disabled i.e. placed in a high impedance state when is high. 3 8 13 3 Gnd Ground connection. 4 6 10 4 CMOS compatible output lead. goes low when- ever V OUT falls out of regulation. The delay is externally programmed. 51 1 4 5 V OUT Regulated output voltage, 5V (typ). N/A 7 12 SENSE Kelvin Connection which allows remote sensing of out- put voltage for improved regulation. If remote sensing is not desired, connect to V OUT. 3, 5 2,3,4, NC No connection 6,7,8,9,11 RESET RESETRESET ENABLE ENABLE
The I/O port of the microprocessor typically provides 50µA to Q1. In automotive applications the SWITCH is connected to the ignition switch. The output or compensation capacitor, C 2, helps deter- mine three main characteristics of a linear regulator: start- up delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instabil- ity. The aluminum electrolytic capacitor is the least expen- sive solution, but, if the circuit operates at low tempera- tures (-25¡C to -40¡C), both the value and ESR of the capacitor will vary considerably. The capacitor manufac- turers data sheet usually provides this information. The value for the output capacitor C 2 shown in Figure 6 should work for most applications, however it is not nec- essarily the optimized solution. To determine an acceptable value for C 2 for a particular application, start with a tantalum capacitor of the recom- mended value and work towards a less expensive alterna- tive part. Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible. Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscil- lations are observed, the capacitor is large enough to ensure a stable design under steady state conditions. Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature. Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input volt- age conditions. Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capaci- tor will usually cost less and occupy less board space. If the output oscillates within the range of expected operat- ing conditions, repeat steps 3 and 4 with the next larger standard capacitor value. Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing. Step 7: Remove the unit from the environmental chamber and heat the IC with a heat gun. Vary the load current as instructed in step 5 to test for any oscillations. Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regula- tor performance. Most good quality aluminum electrolytic capacitors have a tolerance of ± 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above. Stability Considerations CS8120 0.1mF VIN Gnd RESET CS–8120 VOUT ENABLE 500kW 500kW 100kW 100kW CRST RRST C2 22mF VCC I/O Port mP SWITCH VBAT RESET Figure 5: Microprocessor Control of CS8120 using an external switching transistor (Q1).
CS8120YT5 5 Lead TO-220 Straight CS8120YTVA5 5 Lead TO-220 Vertical CS8120YTHA5 5 Lead TO-220 Horizontal CS8120YN8 8 Lead PDIP CS8120YDP5 5 Lead D 2 PAK CS8120YDPR5 5 Lead D 2 PAK (tape & reel) CS8120YD14 14 Lead SOIC Narrow CS8120YDR14 14 Lead SOIC Narrow (tape & reel) D Lead Count Metric English
Ordering Information
Rev. 2/3/98 CS8120 Package Specification PACKAGE THERMAL DATAPACKAGE DIMENSIONS IN mm (INCHES) Max Min Max Min 14 Lead SOIC Narrow 8.75 8.55 .344 .337 8 Lead PDIP 10.16 9.02 .400 .355 © 1999 Cherry Semiconductor Corporation Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information. Thermal Data 5 Lead 5 Lead 8 Lead 14 Lead SOIC TO-220 D 2Pak PDIP Narrow RQJC typ 3.1 3.1 52 30 ûC/W RQJA typ 50 10-50* 100 125 ûC/W *Depending on thermal properties of substrate. RQJA = RQJC + RQCA Plastic DIP (N); 300 mil wide 0.39 (.015) MIN. 1.14 (.045) D Some 8 and 16 lead packages may have 1/2 lead at the end of the package. All specs are the same. .203 (.008) .356 (.014) REF: JEDEC MS-001 3.68 (.145) 2.92 (.115) 8.26 (.325) 7.62 (.300) 7.11 (.280) 6.10 (.240) .356 (.014) .558 (.022)
5 Lead TO-220 (T) Straight
2.87 (.113) 2.62 (.103) 6.93(.273) 6.68(.263) 9.78 (.385) 10.54 (.415) 1.02(.040) 0.63(.025) 1.83(.072) 1.57(.062) 0.56 (.022) 0.36 (.014) 2.92 (.115) 2.29 (.090) 1.40 (.055) 4.06 (.160) 6.55 (.258) 5.94 (.234) 14.22 (.560) 0.76 (.030) 3.71 (.146) 3.96 (.156) 14.99 (.590) 14.22 (.560)
5 Lead D2PAK (DP)
1.70 (.067) REF 0.10 (.004) 0.00 (.000) 10.31 (.406) 10.05 (.396) 0.91 (.036) 0.66 (.026) 1.40 (.055) 1.14 (.045) 4.57 (.180) 4.31 (.170) 1.68 (.066) 1.40 (.055) 2.74(.108) 2.49(.098) .254 (.010) REF 2.79 (.110) 2.29 (.090) 15.75 (.620) 14.73 (.580) 8.53 (.336) 8.28 (.326) Surface Mount Narrow Body (D); 150 mil wide 0.33 (.013) 6.20 (.244) 5.80 (.228) 4.00 (.157) 3.80 (.150) 1.57 (.062) 1.37 (.054) D 0.25 (0.10) 0.10 (.004) 1.75 (.069) MAX 1.27 (.050) 0.40 (.016) REF: JEDEC MS-012 0.25 (.010) 0.19 (.008)