CS8101 CHERRY | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

Features

+ - Current Limit Sense Current Source (Circuit Bias) VOUTSense RESET ENABLE Internally connected on 5 lead TO-220 n 5V ±2% Output n Low 70µA Quiescent Current n Active n Input for ON/OFF and Active/Sleep Mode Control n 100mA Output Current Capability n Fault Protection +60V Peak Transient Voltage -15V Reverse Voltage Short Circuit Thermal Overload n Low Reverse Current (Output to Input) ENABLE RESET Package Options CS8101 Micropower 5V , 100mA Low Dropout Linear Regulator with RESET and ENABLE CS8101

Description

Tab (Gnd) 1. VOUT 3. Gnd 5. V IN RESET ENABLE Other Packages: D2PAK (consult factory) 8L SOIC VOUT VINNC NC RESET Gnd Gnd Gnd Gnd Gnd Gnd Gnd Gnd ENABLE NC NC NC NC NC NC NC 20L SOIC Wide (Internally Fused Leads) Rev. 4/9/99 Cherry Semiconductor Corporation

2000 South County Trail, East Greenwich, RI 02818

Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com A Company ¨

Electrical Characteristics: 6V ² VIN ² 26V, IOUT = 1mA, -40 ² TA ² 125, -40 ² TJ ² 150¡C unless otherwise specified. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CS8101 Absolute Maximum Ratings n Output Stage Output Voltage, VOUT 9V < VIN < 16V, 100µA ² IOUT ² 100mA 4.90 5.00 5.10 V 6V ² VIN ² 26V, 100µA ² IOUT ² 100mA 4.85 5.00 5.15 V Dropout Voltage (VIN-VOUT)I OUT = 100mA 400 600 mV IOUT = 100µA 100 150 mV Load Regulation V IN = 14V, 100µA ² IOUT ² 100mA 5 50 mV Line Regulation 6V < V < 26V, I OUT = 1mA 5 50 mV Quiescent Current, (IQ) Active Mode I OUT = 100µA, VIN = 6V 70 140 µA IOUT = 50mA 4 6 mA IOUT ² 100mA 12 20 mA Sleep Mode V OUT = OFF, VIN = 6V, V = 2V 20 50 µA Ripple Rejection 7 ² V IN ² 17V, IOUT = 100mA, f = 120Hz 60 75 dB Current Limit 105 200 mA Short Circuit Output Current V OUT = 0V 25 125 mA Thermal Shutdown 150 180 ¡C Overvoltage Shutdown V OUT ² 1 V 3 03 43 8V Reverse Current V OUT = 5V, VIN = 0V 100 200 µA n Enable Input ( ) Threshold HIGH (V OUT OFF) 1.4 2.0 V LOW (V OUT ON) 0.6 1.4 V Input Current V = 2.4V 30 100 µA n Reset Function ( ) Threshold HIGH (VRH)V OUT Increasing 4.525 4.75 V OUT - 0.05 V LOW (VRL)V OUT Decreasing 4.500 4.700 V OUT - 0.075 V Hysteresis (HIGH - LOW) 25 50 100 mV Reset Output Leakage V OUT ³V RH 25 µA = HIGH Output Voltage Low (VRLO) 1V ² V OUT ²V RL 0.1 0.4 V R = 10K Low (VRpeak) V OUT, Power up, Power down 0.6 1.0 V RESET RESET RESET RESET RESET ENABLE ENABLE ENABLE

circuit and thermal runaway conditions (Figure 1). Figure 1. Typical Circuit Waveforms for Output Stage Protection. and enables the IC to survive unexpected voltage transients. since the load current is the principle heat source in the IC. trol functions: and (Figure 2). Figure 2. Circuit Waveform input drops below the threshold.

8 Lead 20 Lead SOIC 5 Lead

3 1 2 Logic level switches output off when toggled HIGH. 4 4,5,6,7 3 Gnd Ground. All Gnd leads must be connected to Ground.

connected to the ignition switch. delay, load transient response and loop stability. Figure 5. Test and application circuit showing output compensation. turers data sheet usually provides this information. essarily the optimized solution. ensure a stable design under steady state conditions. case load conditions for the regulator at low temperature. 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions. working environment. Vary the ESR to reduce ringing. instructed in step 5 to test for any oscillations. 50% of the maximum allowable ESR found in step 3 above. the die temperature below 150¡C. *CIN required if regulator is located far from the power supply filter. Table 1. Logic Control of CS8101 Output

Application Notes: continued CS8101In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required. Figure 6: Single output regulator with key performance parameters labeled. A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of R QJA: RQJA = RQJC + RQCS + RQSA (3) where: RQJC = the junctionÐtoÐcase thermal resistance, RQCS = the caseÐtoÐheatsink thermal resistance, and RQSA = the heatsinkÐtoÐambient thermal resistance. RQJC appears in the package section of the data sheet. Like RQJA, it too is a function of package type. RQCS and RQSA are functions of the package type, heatsink and the inter- face between them. These values appear in heatsink data sheets of heatsink manufacturers. Heatsinks VIN Smart Regulator VOUT IOUT IIN IQ Control

8 Lead 20 Lead 5 Lead

Thermal Data SOIC SOIC Wide TO-220 RQJC typ 45 9 3.3 ûC/W RQJA typ 165 55 50 ûC/W Package Specification PACKAGE DIMENSIONS IN mm (INCHES) PACKAGE THERMAL DATA D Lead Count Metric English Max Min Max Min 8L SOIC 5.00 4.80 .197 .189 20L SOIC 13.00 12.60 .512 .496 0.33 (.013) 6.20 (.244) 5.80 (.228) 4.00 (.157) 3.80 (.150) 1.57 (.062) 1.37 (.054) D 0.25 (0.10) 0.10 (.004) 1.75 (.069) MAX 1.27 (.050) 0.40 (.016) REF: JEDEC MS-012 0.25 (.010) 0.19 (.008) Surface Mount Narrow Body (D); 150 mil wide 1.27 (.050) BSC 7.60 (.299) 7.40 (.291) 10.65 (.419) 10.00 (.394) D 0.32 (.013) 0.23 (.009) 1.27 (.050) 0.40 (.016) REF: JEDEC MS-013 2.49 (.098) 2.24 (.088) 0.51 (.020) 0.33 (.013) 2.65 (.104) 2.35 (.093) 0.30 (.012) 0.10 (.004) Surface Mount Wide Body (DW); 300 mil wide

8Rev. 4/9/99 Part Number Description CS8101YD8 8L SOIC CS8101YDR8 8L SOIC (tape & reel) CS8101YDWF20 20L SOIC (internally fused leads) CS8101YDWFR20 20L SOIC (internally fused leads) (tape & reel) CS8101YT5 5L TO-220 CS8101YTVA5 5L TO-220 Vertical CS8101YTHA5 5L TO-220 Horizontal

Ordering Information

© 1999 Cherry Semiconductor Corporation Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information. Package Specification

5 Lead TO-220 (T) Straight

2.87 (.113) 2.62 (.103) 6.93(.273) 6.68(.263) 9.78 (.385) 10.54 (.415) 1.02(.040) 0.63(.025) 1.83(.072) 1.57(.062) 0.56 (.022) 0.36 (.014) 2.92 (.115) 2.29 (.090) 1.40 (.055) 4.06 (.160) 6.55 (.258) 5.94 (.234) 14.22 (.560) 0.76 (.030) 3.71 (.146) 3.96 (.156) 14.99 (.590) 14.22 (.560)

5 Lead TO-220 (THA) Horizontal

0.81(.032) 1.70 (.067) 6.81(.268) 1.40 (.055) 1.14 (.045) 5.84 (.230) 6.60 (.260) 6.83 (.269) 0.56 (.022) 0.36 (.014) 10.54 (.415) 9.78 (.385) 6.55 (.258) 5.94 (.234) 3.96 (.156) 3.71 (.146) 1.68 (.066) TYP 14.99 (.590) 14.22 (.560) 2.77 (.109) 2.29 (.090) 2.92 (.115) 4.83 (.190) 4.06 (.160) 2.87 (.113) 2.62 (.103)

5 Lead TO-220 (TVA) Vertical

1.68 7.51 (.296) 1.78 (.070) 4.34 (.171) 0.56 (.022) 0.36 (.014) 1.40 (.055) 1.14 (.045) 4.83 (.190) 4.06 (.160) 14.99 (.590) 14.22 (.560) 2.92 (.115) 2.29 (.090) .94 (.037) .69 (.027) 8.64 (.340) 7.87 (.310) 6.80 (.268) 10.54 (.415) 9.78 (.385) 2.87 (.113) 2.62 (.103) 6.55 (.258) 5.94 (.234) 3.96 (.156) 3.71 (.146)