CMP402GS

CMP401 AD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 8

Technical content

VDIGITAL = +3V OR +5V VANALOG+ = +0V TO +5V OUTPUT IN+ IN– NOTE: (VANALOG+ ) – (VANALOG– ) ≥ 3V VANALOG– = +0V TO –5V REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a 23 ns and 65 ns Low Voltage Comparators CMP401/CMP402 © Analog Devices, Inc., 1995 Tel: 617/329-4700 Fax: 617/326-8703

FEATURES

23 ns or 65 ns Propagation Delay Single-Supply Operation Compatible with +3 V and +5 V Logic Separate Input and Output Sections Low Power Wide Input Range: –5 V to +3.9 V

APPLICATIONS

Battery Operated Instrumentation Line Receivers Level Translators Read Channel Detection GENERAL DESCRIPTION The CMP401 and CMP402 are 23 ns and 65 ns quad comp- arators with separate input and output supplies. Separate supplies enable the input stage to be operated from +3 volts to as high as ± 6 volts. The output can be supplied with either +3 volts or +5 volts as determined by the interface logic or available supplies. Independent input and output supplies combined with fast prop- agation make the CMP401 and CMP402 excellent choices for interfacing to portable instrumentation. The CMP401 and CMP402 are specified over the extended industrial (–40°C to +125°C) temperature range. Both are available in 16-pin plastic DIP or narrow SO-16 surface mount packages. Consult factory for 16-lead TSSOP availability. 10nS 50mV 100 CMP401: 20 MHz Noninverting Switching. V IN = ±100 mV

Parameter Symbol Conditions Min Typ Max Units INPUT CHARACTERISTICS Offset Voltage1 VOS TA = +25°C3 m V Offset Voltage 1 VOS 4m V Hysteresis 2m V Input Bias Current I B TA = +25°C3 µA IB 4 µA Input Offset Current I OS ± 3 µA Input Common-Mode Voltage Range V CM 0 +4.0 V Common-Mode Rejection CMRR 0.1 V ≤ VCM ≤ 3.9 V 60 dB Large Signal Voltage Gain A VO RL = 10 kΩ 10 V/mV Offset Voltage Drift ΔVOS/ΔT1 µV/°C OUTPUT CHARACTERISTICS Output High Voltage V OH IOH = –3.2 mA 4.6 V Output Low Voltage V OL IOL = 3.2 mA 0.2 V POWER SUPPLY Power Supply Rejection Ratio PSRR V+ ANA and V+DIG +2.7 V to +6 V 60 dB Analog Supply Current – CMP401 I ANA TA = +25°C 6.5 mA Digital Supply Current – CMP401 I DIG VO = 0 V, RL = ∞ , TA = +25°C 2.0 mA Analog Supply Current – CMP401 I ANA 8.0 mA Digital Supply Current – CMP401 I DIG VO = 0 V, RL = ∞ 2.25 mA Analog Supply Current – CMP402 I ANA TA = +25°C 1.4 mA Digital Supply Current – CMP402 I DIG VO = 0 V, RL = ∞ , TA = +25°C 2.0 mA Analog Supply Current – CMP402 I ANA 1.75 mA Digital Supply Current – CMP402 I DIG VO = 0 V, RL = ∞ 2.25 mA DYNAMIC PERFORMANCE Propagation Delay – CMP401 t P 100 mV Step with 20 mV OD, TA = +25°C1 7 2 3 n s Propagation Delay – CMP401 t P 100 mV Step with 5 mV OD, TA = +25°C3 3 n s Propagation Delay – CMP401 t P 100 mV Step with 20 mV OD 30 ns Propagation Delay – CMP402 t P 100 mV Step with 20 mV OD, TA = +25°C5 4 6 5 n s Propagation Delay – CMP402 t P 100 mV Step with 5 mV OD, TA = +25°C6 0 n s Propagation Delay – CMP402 t P 100 mV Step with 20 mV OD 75 ns ELECTRICAL SPECIFICATIONS Parameter Symbol Conditions Min Typ Max Units INPUT CHARACTERISTICS Offset Voltage1 VOS 4.5 mV Input Common-Mode Voltage Range V CM 0 +2.0 V Input Differential Voltage Range V DIFF ± 2.0 V Common-Mode Rejection CMRR 0.1 V ≤ VCM ≤ 1.9 V 60 dB OUTPUT CHARACTERISTICS Output High Voltage V OH IOH = –3.2 mA 2.6 V Output Low Voltage V OL IOL = 3.2 mA 0.25 V POWER SUPPLY Power Supply Rejection Ratio PSRR V+ ANA and V+DIG +2.7 V to +6 V 60 dB Analog Supply Current – CMP401 I ANA 6m A Digital Supply Current – CMP401 I DIG VO = 0 V, RL = ∞ 1m A Analog Supply Current – CMP402 I ANA 1.2 mA Digital Supply Current – CMP402 I DIG VO = 0 V, RL = ∞ 1m A DYNAMIC PERFORMANCE Propagation Delay – CMP401 t P 100 mV Step with 20 mV OD 32 ns Propagation Delay – CMP402 t P 100 mV Step with 20 mV OD 70 ns REV. 0–2– (@ V+ANA = V+DIG = +5.0 V, VCM = 0.1 V, –40 8C ≤ TA ≤ +1258C unless otherwise noted) (@ VANA = VDIG = +3.0 V, VCM = 0.1 V, TA = +258C unless otherwise noted) CMP401/CMP402–SPECIFICATIONS

Parameter Symbol Conditions Min Typ Max Units INPUT CHARACTERISTICS Offset Voltage1 VOS VCM = 0 V 3 mV Input Common-Mode Voltage Range V CM –5.0 +4.0 V Input Differential Voltage Range V DIFF ± 8.0 V Common-Mode Rejection CMRR –4.9 V ≤ VCM ≤ 3.9 V 60 dB Offset Voltage Drift ΔVOS/ΔT1 5 µV/°C POWER SUPPLY Power Supply Rejection Ratio PSRR V ± ANA ± 3 V to ± 6 V 60 dB Analog Supply Current – CMP401 I ANA 6.5 mA Digital Supply Current – CMP401 I DIG VO = 0 V, RL = ∞ 2.0 mA Analog Supply Current – CMP402 I ANA 2.0 mA Digital Supply Current – CMP402 I DIG VO = 0 V, RL = ∞ 2.0 mA DYNAMIC PERFORMANCE Propagation Delay – CMP401 t P 100 mV Step with 20 mV OD 23 ns Propagation Delay – CMP402 t P 100 mV Step with 20 mV OD 65 ns NOTES 1Offset voltage is defined as (V OS+ + VOS–)/2. Specifications subject to change without notice. REV. 0 –3– (@ V±ANA = ±5 V, VDIG = +5.0 V, TA = +258C unless otherwise noted) CMP401/CMP402

accumulate on the human body and test equipment and can discharge without detection. precautions are recommended to avoid performance degradation or loss of functionality. Figure 1. Simplified Schematic

Figure 2. CMP401 Propagation Delay Figure 5. CMP402 Propagation Delay

50 PROPAGATION DELAY – ns

Figure 8. CMP401 Propagation Delay Figure 3. CMP402 Propagation Delay Figure 6. CMP401 Propagation Delay Figure 9. CMP402 Propagation Delay Figure 4. CMP401 Propagation Delay Figure 7. CMP402 Propagation Delay Figure 10. CMP401 Propagation Delay

80 PROPAGATION DELAY – ns

Figure 11. CMP402 Propagation Delay Figure 14. CMP401/CMP402 Slew Rate Figure 17. CMP401/CMP402 Input Figure 12. CMP401 Propagation Delay Figure 15. CMP401 Propagation Delay Figure 18. CMP401 Digital Supply Figure 13. CMP402 Propagation Delay Figure 16. CMP401/CMP402 Delta Output Swing from Power Supplies vs. Figure 19. CMP402 Digital Supply

REV. 0–8– OUTLINE DIMENSIONS Dimensions shown in inches and (mm). C2067–18–10/95PRINTED IN U.S.A. 16-Pin Epoxy DIP (N-16) 0.840 (21.33) 0.745 (18.93) 0.280 (7.11) 0.240 (6.10) PIN 1 0.325 (8.25) 0.300 (7.62) 0.015 (0.381) 0.008 (0.204) 0.195 (4.95) 0.115 (2.93) SEATING PLANE 0.022 (0.558) 0.014 (0.356) 0.060 (1.52) 0.015 (0.38) 0.210 (5.33) MAX 0.130 (3.30) MIN 0.070 (1.77) 0.045 (1.15) 0.100 (2.54) BSC 0.160 (4.06) 0.115 (2.93) 16-Pin Narrow-SOIC (R-16A) PIN 1 0.1574 (4.00) 0.1497 (3.80) 0.2440 (6.20) 0.2284 (5.80) 16 9 0.0500 (1.27) 0.0160 (0.41) 0.0196 (0.50) 0.0099 (0.25)x 45° 0.0099 (0.25) 0.0075 (0.19) 0.0192 (0.49) 0.0138 (0.35) 0.0500 (1.27) BSC 0.0688 (1.75) 0.0532 (1.35) 0.0098 (0.25) 0.0040 (0.10) 0.3937 (10.00) 0.3859 (9.80) 16-Lead TSSOP (RU-16) 16 9 0.201 (5.10) 0.193 (4.90) 0.256 (6.50) 0.246 (6.25) 0.177 (4.50) 0.169 (4.30) PIN 1 SEATING PLANE 0.006 (0.15) 0.002 (0.05) 0.0118 (0.30) 0.0075 (0.19) 0.0256 (0.65) BSC 0.0433 (1.10) MAX 0.0079 (0.20) 0.0035 (0.090) 0.028 (0.70) 0.020 (0.50)