DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

  • Includes ESD Protection, Level−Shifting, Buffering and Sync Impedance Matching
  • VESA VSIS Version 1 Revision 2 Compatible Interface
  • Supports Optional NA VI Signalling Requirements
  • 7 Channels of ESD Protection for all VGA Port Connector Pins. All Pins Meet IEC−61000−4−2 Level 4 ESD Requirements (±8 kV Contact Discharge)
  • Very Low Loading Capacitance from ESD Protection Diodes on VIDEO Lines (3 pF Maximum)
  • Schmitt−Triggered Input Buffers for HSYNC and VSYNC Lines
  • Bidirectional Level Shifting N−Channel FETs Provided for DDC_CLK & DDC_DATA Channels
  • Backdrive Protection on all Lines
  • Compact 16−Lead QSOP Package
  • These Devices are Pb−Free and are RoHS Compliant

Applications

  • VGA and DVI−I Ports in: ♦ Monitors ♦ TVs MARKING DIAGRAM Device Package Shipping †

ORDERING INFORMATION

www.onsemi.com CM2006−02QR QSOP−16 (Pb−Free) 2500/Tape & Reel QSOP16 QR SUFFIX CASE 492 †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. CM2006−02QR = Specific Device Code YY = Year WW = Work Week CMDYYWW CM2006 02QR

16 Pin QSOP

Table 1. PIN DESCRIPTIONS 1 VCC This is a supply input for the SYNC_1 and SYNC_2 level shifters, video protection and the DDC circuits. 2 ENABLE Active high enable. Disables the Sync buffer outputs when low. ler device and the video connector. ler device and the video connector. ler device and the video connector. 6 GND Ground reference supply pin. 7 VCC_DDC This is an isolated supply input for the DDC_1 and DDC_2 level−shifting N−FET gates. 8 BYP An external 0.22 /C0109F bypass capacitor is required on this pin. 9 DDC_IN1 DDC signal input. Connects to the video connector side of one of the DDC lines.signal output. 10 DDC_OUT1 DDC signal output. Connects to the monitor DDC logic. 11 DDC_OUT DDC signal output. Connects to the monitor DDC logic. 13 SYNC_IN1 Sync signal buffer input. Connects to the video connector side of one of the sync lines. 14 SYNC_OUT1 Sync signal buffer output. Connects to the monitor SYNC logic. 15 SYNC_IN2 Sync signal buffer input. Connects to the video connector side of one of the sync lines. 16 SYNC_OUT2 Sync signal buffer output. Connects to the monitor SYNC logic.

Table 2. ABSOLUTE MAXIMUM RATINGS should not be assumed, damage may occur and reliability may be affected. Table 3. STANDARD OPERATING CONDITIONS the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1) performance may not be indicated by the Electrical Characteristics if operated under different conditions.

  1. All parameters specified over standard operating conditions unless otherwise noted.
  2. These parameters apply only to the SYNC drivers. Note that R
  3. Per the IEC−61000−4−2 International ESD Standard, Level 4 contact discharge method. BYP and VCC must be bypassed to GND via a low
  4. This specification applies to the SYNC_OUT pins only.
  5. Applicable pins are: VIDEO_1, VIDEO_2, VIDEO_3, SYNC_IN1, SYNC_IN2, DDC_IN1 and DDC_IN2.

www.onsemi.com

APPLICATION INFORMATION

Figure 1. Typical Application Connection Diagram

  1. The CM2006 should be placed as close to the VGA or DVI−I connector as possible.
  2. The ESD protection channels VIDEO_1, VIDEO_2, VIDEO_3 may be used interchangeably between the R, G, B
  3. If differential video signal routing is used, the RED, BLUE, and GREEN signal lines should be terminated with

external 37.5 /C0087 resistors.

  1. “VF” are external video filters for the RGB signals.
  2. Supply bypass capacitors C1 and C2 must be placed immediately adjacent to the corresponding Vcc pins.

5 mm) for best ESD protection.

  1. The bypass capacitor for the BYP pin has been omitted in this diagram. This results in a reduction in the maximum

ceramic bypass capacitor should be connected between BYP and ground.

  1. The SYNC buffers may be used interchangeably between HSYNC and VSYNC.
  2. The EMI filters at the SYNC_OUT and DDC_OUT pins (C5 to C12, and Ferrite Beads FB1 to FB4) are for reference

only. The component values and filter configuration may be changed to suit the application.

  1. The DDC level shifters DDC_IN, DDC_OUT, may be used interchangeably between DDCA_CLK and
  2. R1, R2 are optional. They may be used, if required, to pull the DDC_CLK and DDC_DATA lines to VCC_5V when

DDC pins and VCC_5V via these resistors when VCC_5V is powered down.

www.onsemi.com PACKAGE DIMENSIONS QSOP16 CASE 492−01 ISSUE A E M0.25 C C DETAIL A DETAIL A h x 45/C0095 DIM MAXMIN INCHES A 0.053 0.069 b 0.008 0.012 L 0.016 0.050 e 0.025 BSC h 0.009 0.020 c 0.007 0.010 A1 0.004 0.010 M 0 8 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.005 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.005 PER SIDE. D AND E1 ARE DETERMINED AT DATUM H. 5. DATUMS A AND B ARE DETERMINED AT DATUM H. /C0095/C0095 b L 6.40 16X 0.42 16X 1.12 0.635 DIMENSIONS: MILLIMETERS PITCH SOLDERING FOOTPRINT D D 16X SEATING PLANE 0.10 C A A-B D 0.20 C e 16 9 16X C M D 0.193 BSC E 0.237 BSC E1 0.154 BSC L2 0.010 BSC D

0.25 C D

B

0.20 C D

0.10 C H

C A2 0.049 ---- 1.35 1.75 0.20 0.30 0.40 1.27

0.635 BSC

0.22 0.50 0.19 0.25 0.10 0.25 0 8 /C0095/C0095

4.89 BSC

6.00 BSC

3.90 BSC

0.25 BSC

1.24 ---- MAXMIN MILLIMETERS A SEATING PLANE ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidia ries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 CM2006/D Praetorian® is a registered trademark of Semiconductor Components Industries, LLC. LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative