CLS551

CLS551 ETC1 | Alldatasheet

Document overview

• Manufacturer or author: pROVIDED bY alldatasheet.com(free datasheet download site)
• PDF pages: 7

Technical content

Key Features: CCD Linescan controller Designed for Sony ILX 551 All clock signals included. Start of frame output. Selectable exposure time. khs instruments ccd linescan controller Overview: The CLS 551 is an easy to use, complete ccd linescan controller, designed for the SONY ILX 551 linescan sensor. For operation the CLS 551 requires power +5 V only, and a 10 MHz TTL or CMOS clock input signal. Additional logic is not required. To provide more flexibility, the CLS 551has an interface to control exposure time and pixel clock. All inputs are connected to internal pull up resistors, so they can left unconnected if not required. Interface: The CLS 551 linescan controller includes all CCD-timing signals including pixel clock and exposure control. The digital interface provides user selectable pixel clock and exposure time. An output for pixel clock and start of frame facilitates the operation with an additional frame grabber. With an additional oscilloscope and a Sony IILX 551 CCD-sensor the CLS 551converts to a complete very low cost CCD-linescan camera with display. (See the application on the last page). www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without Absolute Maximum Ratings VCC Supply voltage - 0.5 V to + 6 V Input voltage applied - 0.5 to Vcc + 0.5 V Digital output current 0 to 5 mA Storage temperature - 20 to 150 °C Operating temperature 0 to 50 °C Output low voltage (8 mA) 0.4V Output high voltage (-4 mA) 2.4V Input pullup current -0.15 mA Input low Voltage (max) 0.8 V Input high voltage (min) 2.0V Power requirements: +5V 200mA DC Characteristics 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 17 29 VCC VCC VCC GND GND ts0 ts1 ts2 ps0ps1ps2 φCLKφCLK φROGφROG SOS PCLKφOSCφOSC RESET te nc nc nc nc nc nc nc nc nc ncnc nc nc nc ncncncncnc nc nc nc nc nc CLS 551 Top View nc nc

φOSC ps2 ps1 ps0 SignalPin Pinout description: Pin Name SOS PCLK ts0..ts1 te ps0..ps1 φOSC Reset nc Pin Type OUT OUT IN IN IN IN IN NC Pin

Description

Start of scan output, low active. Pixelclock output, low active. Exposure control. Exposure control external. Pixelclock control. Oscillator input CCD asynchron reset low active Do not connect! Connections: All inputs: 50 K pull up to VCC. CLS 551 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 17 29 CCD Interface User Interface Power φCLK 32 φROG 31 PinSignal Pinout description: Pin Name φCLK OUT Clock pulse φROG OUT Readout gate pulse Pin Type Pin Connections: GND GND VCC VCC VCC PinSignal Pinout description: Pin Name GND VCC Pin Type Power Power Pin Power Ground. Power + 5 V. Connections: VCC VCC VCC GND GND ts0 ts1 ts2 ps0ps1ps2 φCLKφCLK φROGφROG SOS PCLKφOSCφOSC RESET te nc nc nc nc nc nc nc nc nc ncnc nc nc nc ncncncncnc nc nc nc nc nc 44-Pin PLCC Pinout Diagram CLS 551 Top View nc nc www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without

φOsc Timing Item Symbol Min. Typ. Max. Unit 50 %-φOSC pulse DutyφOSC pulse Duty tl th 100 x th / (tl + th ) φOSCφOSC tf tr φOSC pulse rise / fall timeφOSC pulse rise / fall time tr, tf 0 10 20 ns φOSC frequencyφOSC frequency - - 10 10 MHz Note: For timing details see t16, page 4 Note: For timing details see t16, page 4 ts2 ts1 ts0 exposure time Note) τ is the period of φCLK (τ = 200 ns at 5 MHz).Note) τ is the period of φCLK (τ = 200 ns at 5 MHz). 1 1 1 2088 τ 1 1 0 4096 τ 1 0 1 8192 τ 1 0 0 16384 τ 0 1 1 32768 τ 0 1 0 65536 τ 0 0 0 extern CLS 551 ps2 ps1 ps0 φCLK (at 10 MHz φCLK) 1 1 1 1/2 φOsc ( 5 MHz) 1 1 0 1/4 φOsc ( 2.5 MHz) 1 0 1 1/8 φOsc ( 125 KHz) 1 0 0 1/16 φOsc ( 62.5 KHz) www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without

CLS 551φROGφROG φCLKφCLK PCLK SOS 48 1 2048 Exposure time www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without

φClock Timing φROG, φCLK Timing Item Symbol Min. Typ. Max. Unit 50 %-φCLK pulse DutyφCLK pulse Duty t3 t4 100 x t4 / (t3 + t4 ) Item Symbol Min. Typ. Max. Unit 10 τ - ns ns t11 φROG φCLK pulse timing 1φROG φCLK pulse timing 1 t9 - - ns φCLKφCLK φCLKφCLK φROGφROG t7 t11 φROG φCLK pulse timing 2φROG φCLK pulse timing 2 φROG pulse periodφROG pulse period Note) τ is the period of φCLK.Note) τ is the period of φCLK. 6 τ 8 τ CLS 551 www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without

φROG, SOS Timing φCLK, PCLK Timing Item Symbol Min. Typ. Max. Unit ns ns t20 t21 φROG SOS pulse timing 1φROG SOS pulse timing 1 SOS φROGφROG t20 t21 φROG SOS pulse timing 2φROG SOS pulse timing 2 0 -10 -10 0 10 Item Symbol Min. Typ. Max. Unit ns ns t22 t23 φCLK PCLK pulse timing 1φCLK PCLK pulse timing 1 PCLK φCLKφCLK t22 t23 φCLK PCLK pulse timing 2φCLK PCLK pulse timing 2 0 -10 -10 0 10 CLS 551 www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without

Fig. 1 Test circuit CH 1: Trigger CH 2:CCD-Signal Set oszilloscope to Timebase 0.1 ms/DIV Trigger Intern CH1 CH1 5 V/DIV CH2 1 V/DIV 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 17 29 VCC VCC VCC GND GND ts0 ts1 ts2 ps0ps1ps2 φCLKφCLK φROGφROG SOS PCLKφOSCφOSC RESET te nc nc nc nc nc nc nc nc nc ncnc nc nc nc ncncncncnc nc nc nc nc nc CLS 551 Top View

10 MHz

See SONY ILX 551 datasheet for more details. See SONY ILX 551 datasheet for more details. CLS 551 nc nc +9V www.khs-instruments.com C551_01 Rev 1.01 / 06.2001 Specifications are subject to change without