SM9501A NPC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 10
Technical content
NIPPON PRECISION CIRCUITS INC.—1 Radio Controlled Clock Receiver IC OVERVIEW The SM9501A/B is a BiCMOS RCC receiver IC. It accepts low frequency standard wave input received from an external antenna, amplifies it, detects the data signal, and outputs a digital time code signal. : Radio controlled clock
FEATURES
I Operating supply voltage range
- 2.4 to 3.6V (A version)
- 4.5 to 5.5V (B version) I Operating current consumption
- 5 5 µ A (typ) @3V (A version)
- 5 5 µ A (typ) @5V (B version) I Standby current consumption
- 0.1 µ A (max) @3V (A version)
- 0.1 µ A (max) @5V (B version) I High sensitivity: 0.5 µ Vrms input I Wide frequency range (35kHz to 80kHz) I Include analog switch for antennatuning capaci- tors change I AGC gain hold function I External crystal filter connection I BiCMOS process I Package:16-pin VSOP, Chip form
ORDERING INFORMATION
(Top view) PACKAGE DIMENSIONS (Unit: mm) Device Package SM9501AV 16-pin VSOP SM9501BV CF9501A Chip form VDDA 1 IN1 IN3 IN2
16 VDD
6.4 ± 0.2 4.4 ± 0.2 0.275TYP 5.1 ± 0.2 0.65 0.12 0.10 M0.22 − 0.05 + 0.1 1.15 ± 0.1 0.10 ± 0.05 0.15 − 0.05 + 0.1 0.5 ± 0.2 0 to 10 °
NIPPON PRECISION CIRCUITS INC.—2 PAD LAYOUT (CF9501A) (Unit: µ PAD NAME and DIMENSIONS (CF9501A) Chip size: 1.43 2.36mm Chip thickness: 300 ± 30µm PAD size: 100µm (TN: 80µm) Chip base: V SS level Number Name Pad dimensions [µm] XY
1 VDDA 386 2117
2 IN1 177 2035
3 IN3 177 1766
4 IN2 177 1486
5 FCN 177 1217
6 XO 177 937
7 VSSA 177 586
8 XI 177 288
9 LF 1237 286
10 CB 1237 555
11 CP 1237 809
12 HLDN 1237 1078
13 VSS 1237 1302
14 OUT 1237 1755
15 PON 1237 2035
16 VDD 1031 2117
- For test mode 1257 1506 IN1 VDDA PON (0,0) (1430,2360) DA9501 NPC 8 9 OUT VSS HLDN CP CB LF IN3 IN2 FCN XO VSSA XI VDD TN
NIPPON PRECISION CIRCUITS INC.—3 BLOCK DIAGRAM PIN DESCRIPTION Number Name I/O 1. I: input, O: output, Ipu: input with pull-up resistor, –: supply pin A/D 2. A: analog signal, D: digital signal
Description
1 VDDA
A AGC amplifier (+) supply input
2 IN1 I A Antenna input 1 (fixed input)
3 IN3 I A Antenna input 3 (via analog switch)
4 IN2 I A Antenna input 2 (analog switch bypass)
5 FCN Ipu D Analog switch control input (active LOW)
6 XO O A Output for crystal filter
7 VSSA
A AGC amplifier (–) supply input
8 XI I A Input from crystal filter
9 LF O A Rectifier LPF capacitor connection
10 CB O A Bottom hold detector capacitor connection
11 CP O A Peak hold detector capacitor connection
12 HLDN Ipu D AGC gain hold control (active LOW)
13 VSS
A Substrate (–) supply input
14 OUT O D Clock time code output (active LOW)
15 PON Ipu D Standby state control input (active LOW)
A (+) supply input TN Ipu D AGC amplifier gain control switch (active LOW, for test mode) VDDA VSS VDD CP AGC Control Peak/Bottom Hold Det. Decoder CBHLDNPON Bias Rectifier LPFAGC Amp XIFCN OUT LFXO VSSA Post Amp IN1 IN3 IN2
NIPPON PRECISION CIRCUITS INC.—4 SPECIFICATIONS Absolute Maximum Ratings V SS = 0V Recommended Operating Conditions V SS = 0V Parameter Symbol Condition Rating Unit Supply voltage range V DD 0.3 to +7.0 V Input voltage range V IN 0.3 to V DD +0.3 V Power dissipation P D 16-pin VSOP 150 mW Storage temperature range T stg 16-pin VSOP 55 to +125 C Chip form 65 to +150 C Parameter Symbol Condition Rating Unit Supply voltage range V DD A version 2.4 to 3.6 V B version 4.5 to 5.5 V Operating temperature range T opr A version 20 to +70 C B version 40 to +85 C
NIPPON PRECISION CIRCUITS INC.—5
Electrical Characteristics
V DD = 2.4 to 3.6V , V SS = 0V , Ta = 20 to +70 C unless otherwise noted. Parameter Symbol Condition Rating Unit min typ max Minimum operating voltage V MIN – – 2.4 V Maximum operating voltage V MAX 3.6 – – V Maximum operating current consumption 1. Measured using the standard circuit. I DDM V DD = 3.0V, no input signal, PON: VSS, OUT: OPEN – 65 100 µA Operating current consumption I DDT V DD = 3.0V, 500ms pulsewidth, 0.1mVrms input (differential input), PON: VSS, OUT: OPEN –5 5– µ A Standby mode current consumption I ST PON, FCN, HLDN: VDD or OPEN – – 0.1 µA Minimum input voltage range V FMIN IN1–IN2 differential input – 0.5 1.0 µVrms Maximum input voltage range V FMAX IN1–IN2 differential input 80 – – mVrms Input frequency F IN IN1–IN2 differential input 35 – 80 kHz Analog switch resistance R A V|IN2–IN3| = 50mV, V IN2 = 0V – – 15 Ω Startup time 2. The time taken under stable wave input conditions from when power is applied or standby is released, using PON, until stable digital output occurs within ratings. t ON When supply is applied – – 8 sec Startup time (PON) t PON From standby mode – – 8 sec PON input current I V IN = 0V – – –1.5 µA FCN input current I V IN = 0V – – –1.5 µA HLDN input current I V IN = 0V – – –1.5 µA LOW-level output current I OL V DD = 2.4V, OUT = 0.5V 10 – – µA HIGH-level output current I OH V DD Gain hold time t HLD ± 3dB change – – 1 sec Fall time output propagation delay 3. The time taken, with 10:1 input signal amplitude ratio and 500ms pulsewidth, from when a change in signal input occurs until the output OUT changes. Note that this characteristic is very dependent on the antenna and crystal filter characteristics. The standard crystal used here has the following equiv- alent circuit coefficients. t DN FIN = 40/60kHz, standard crystal, NPC standard jig V IN = 1 µ Vrms to 80mVrms – – 160 ms Rise time output propagation delay t UP – – 200 ms LOW-level output pulsewidth (200ms) 4. Values obtained when using the standard crystal employed here. Note that these values are dependent on the crystal character istics, and should be considered as reference values. T 200 100 200 300 ms LOW-level output pulsewidth (500ms) T 500 400 500 650 ms LOW-level output pulsewidth (800ms) T 800 700 800 900 ms Noise rejection ratio 5. Time averaged rms values, where the noise is white noise and the measurement bandwidth is determined by the crystal filter eq uivalent used in the standard circuit. S / N ––9 d B f [kHz] L 1 [kH] C 1 [fF] R 1 [kΩ]C 0 [pF] 40 6.70280 2.36228 11.4492 1.42773 60 5.17396 1.36007 13.4826 1.04927 R1C1
NIPPON PRECISION CIRCUITS INC.—6 9501B version V DD = 4.5 to 5.5V , V SS = 0V , Ta = 40 to +85 C unless otherwise noted. Parameter Symbol Condition Rating Unit min typ max Supply voltage V DD 4.5 5.0 5.5 V Maximum operating current consumption 1. Measured using the standard circuit. I DDM V DD = 5.0V, Ta = 25 C, no input signal, PON: VSS, OUT: OPEN – 65 100 µA Operating current consumption I DDT V DD = 5.0V, Ta = 25 C, 500ms pulsewidth, 0.1mVrms input (differential input), PON: VSS, OUT: OPEN –5 5– µ A Standby mode current consumption I ST PON: VDD or OPEN, FCN: VDD or OPEN, HLDN: VDD or OPEN – – 0.1 µA Minimum input voltage range V FMIN IN1–IN2 differential input, FIN = 40kHz, 60kHz Ta = 25 C – 0.5 1.0 µVrms Maximum input voltage range V FMAX IN1–IN2 differential input, FIN = 40kHz, 60kHz 80 – – mVrms Input frequency F IN IN1–IN2 differential input 35 – 80 kHz Analog switch resistance R A V IN2 = 0V, V IN3 = 50mV – – 15 Ω Startup time 2. The time taken under stable wave input conditions from when power is applied or standby is released, using PON, until stable digital output occurs within ratings. t ON When supply is applied – – 8 sec Startup time (PON) t PON From standby mode – – 8 sec Gain hold time t HLD ± 3dB change 1 – – sec Input voltage V IL PON, FCN, HLDN pins – – 0.5 V VIH PON, FCN, HLDN pins 0.8V DD –– V Input current IIL VIL = 0V, PON, FCN, HLDN pins – – –3.2 µA IIH VIH = VDD, PON, FCN, HLDN pins – – 0.1 µA LOW-level output current I OL VDD = 4.5V, OUT = 0.5V 10 – – µA HIGH-level output current I OH VDD = 4.5V, OUT = 4.0V –10 – – µA Fall time output propagation delay3 3. The time taken, with 10:1 input signal amplitude ratio and 500ms pulsewidth, from when a change in signal input occurs until the output OUT changes. Note that this characteristic is very dependent on the antenna and crystal filter characteristics. The standard crystal used here has the following equiv- alent circuit coefficients. tDN FIN = 40/60kHz, standard crystal, NPC standard jig V IN = 1µVrms to 80mVrms – – 160 ms Rise time output propagation delay3 tUP – – 200 ms LOW-level output pulsewidth4 (200ms) 4. Values obtained when using the standard crystal employed here. Note that these values are dependent on the crystal character istics, and should be considered as reference values. T200 100 200 300 ms LOW-level output pulsewidth4 (500ms) T 500 400 500 650 ms LOW-level output pulsewidth4 (800ms) T 800 700 800 900 ms Noise rejection ratio5 5. Time averaged rms values, where the noise is white noise and the measurement bandwidth is determined by the crystal filter eq uivalent used in the standard circuit. S / N ––9 d B f [kHz] L 1 [kH] C 1 [fF] R 1 [kΩ]C 0 [pF] 40 6.70280 2.36228 11.4492 1.42773 60 5.17396 1.36007 13.4826 1.04927 R1C1
NIPPON PRECISION CIRCUITS INC.—7 STANDARD CIRCUIT APPLICATION CIRCUIT *1. These values are obtained when using NPC's standard crystal and should be considered as reference values. In case of using differnt crystal, the values are different. *1. These values are obtained when using NPC's standard crystal and should be considered as reference values. In case of using differnt crystal, the values are different. VDDA IN1 IN3 IN2 FCN XO VSSA XI 40kHz 60kHz 5.1kΩ100kΩ − 50Ω 0.22µF LF CB CP HLDN VSS OUT PON VDD 12pF12pF 1µF 1µF VDD 0.1µF VDDA IN1 IN3 IN2 FCN XO VSSA XI 40kHz 60kHz 5.1kΩ100kΩ 0.22µF LF CB CP HLDN VSS OUT PON VDD 12pF12pF 1µF 1µF VDD 0.1µF CONTROLLER ANT.
NIPPON PRECISION CIRCUITS INC.—8 FUNCTIONAL DESCRIPTION Antenna Input and Tuning Capacitor Switching Function There are three antenna inputs: IN1, IN2, and IN3. When FCN is open (or HIGH), the internal analog switch is OFF and IN1–IN2 are the antenna inputs (60kHz mode). When FCN is LOW, the analog switch is ON, con- necting IN3 and IN2. C2 is then connected in parallel to C1 in the tuning circuit, reducing the resonant fre- quency (40kHz mode). FCN should be left open if not using the tuning capacitor switching function, and IN2 should be connected to IN3 externally. AGC Amplifier and Gain Hold Function The input voltage from the antenna is amplified by the AGC amplifier. The gain can be monitored by the volt- age on pin CP, and can be changed by varying the CP voltage. An external capacitor Cp can be connected to CP to stabilize the voltage, but the gain tracking time is dependent on the capacitance. When HLDN is open (or HIGH), the gain automatically adjusts to follow the post-ampli fier detector signal. When HLDN is LOW, the immediately preceding gain is held for an interval determined by the Cp capacitance. FCN Analog switch Antenna input Tuning capacitor Receiver frequency Open or HIGH OFF Between IN1 and IN2 C1 60kHz LOW ON Between IN1 and IN2, IN3 C1 + C2 parallel 40kHz IN1 IN3 IN2 C2C1 FCN AGC HLDN Gain tracking Open or HIGH Auto tracking LOW Gain held fixed AGC Amp Peak Hold Detector Bottom Hold Detector HLDN CP CB Cb Cp
NIPPON PRECISION CIRCUITS INC.—9 Crystal Filter Circuit External crystals are used as filters. Multiple frequencies (40kHz and 60kHz) are supported by connecting crystals in parallel. The center frequency and bandwidth of the filters is determined by the crystal characteris- tics. If the center frequency is lower than the target frequency, C×40 and C×60 can be added to change the res- onant frequency. And R×40 and R×60 can be added to adjust the filter Q factor. Internally, pin XO is linked to pin XI by a phase-inverted signal passed through a capacitor, which cancels the high-frequency components that pass through the crystal parallel capacitances. Detector Circuit The amplified signal is full-wave rectified and passed through a lowpass filter detector. The detector output is input to peak hold (pin CP) and bottom hold (pin CB) circuits to form the decoder reference potentials and peak hold potential for AGC control. Decoder Circuit The detector output and peak/bottom hold mid-level potential reference are used to decode the time code sig- nal, which is output on pin OUT. The output is active-LOW, so that the output is LOW when the input ampli- tude is HIGH. Standby Function When PON is open (or HIGH), the device is in standby mode and the current consumption is reduced. Receiver operation starts when PON goes LOW. PON Mode OUT Open (or HIGH) Standby HIGH LOW Operating Time code XO Rx40 Rx60 Cx40 Cx60 40kHz 60kHz XI Amplifier Rectifier LPF Peak/ Bottom Hold Bottom hold Peak hold VSS potentialVSS potential VSS potential Bottom hold Peak hold Mid-level potential Decoder OUT outputVSS potential LPF waveform VDD potential VSS potential VSS potential Rectifier LPF Peak/ Bottom Hold
NIPPON PRECISION CIRCUITS INC.—10 NP0304CE 2004.10 Please pay your attention to the following points at time of using the products shown in this document. The products shown in this document (hereinafter “Products”) are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter “NPC”). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are req uested appropriately take steps to obtain required permissions or approvals from appropriate government agencies. NIPPON PRECISION CIRCUITS INC. 4-3, Fukuzumi 2-chome, Koto-ku, Tokyo 135-8430, Japan Telephone: +81-3-3642-6661 Facsimile: +81-3-3642-6698 http://www.npc.co.jp/ Email: sales @npc.co.jp