CD4503BC FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

■ Wide supply voltage range: 3.0 VDC to 18 VDC ■ 3-STATE outputs ■ Symmetrical turn on/turn off delays ■ Symmetrical output rise and fall times ■ Pin-for-pin replacement for MM80C97 and MC14503 Ordering Code: Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Connection Diagram Pin Assignments for DIP, SOIC and SOP Top View Schematic Diagram Truth Table X = Don't Care Order Number Package Number Package Description CD4503BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD4503BCSJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide CD4503BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide In Disable Out Input 0 00 10 1 X1 3 - S T A T E

www.fairchildsemi.com 2 CD4503BC Absolute Maximum Ratings(Note 1) (Note 2) Recommended Operating Conditions (Note 2) Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of “Recom- mended Operating Conditions” and “Electrical Characteristics” provide con- ditions for actual device operation. Note 2: V SS = 0V unless otherwise specified. Note 3: IOH and IOL are tested one output at a time. Supply Voltage (VDD ) −0.5V to +18V Input Voltage (VIN) −0.5V to +0.5V Storage Temperature Range (TS) −65°C to +150°C Power Dissipation (PD ) Dual-In-Line 700 mW Small Outline 500 mW Lead Temperature (TL) (Soldering, 10 seconds) 260 °C Supply Voltage (VDD ) +3V to +15V Operating Temperature Range (TA) −40°C to +85°C Symbol Parameter Conditions −40°C +25°C +85°C Units Min Max Min Typ Max Min Max IDD Quiescent Device V DD = 5V, 4 4 30 µA Current V IN = VDD or VSS VDD = 10V, 8 8 60 µA VIN = VDD or VSS VDD = 15V, 16 16 120 µA VIN = VDD or VSS VOL LOW Level V IN = VDD or 0 Output Voltage V DD = 5V 0.05 0 0.05 0.05 V VDD = 10V 0.05 0 0.05 0.05 V VDD = 15V 0.05 0 0.05 0.05 V VOH HIGH Level V IN = V DD or 0 Output Voltage V DD = 5V 4.95 4.95 4.95 V VDD = 10V 9.95 9.95 9.95 V VDD = 15V 14.95 14.95 14.95 V VIL LOW Level V DD = 5V, 1.5 2.25 1.5 1.5 V Input Voltage V O = 4.5V or 0.5V VDD = 10V, 3.0 4.50 3.0 3.0 V VO = 9.0V or 1.0V VDD = 15V, 4.0 6.75 4.0 4.0 V VO = 13.5V or 1.5V VIH HIGH Level V DD = 5V, 3.5 3.5 2.75 3.5 V Input Voltage V O = 0.5V or 4.5V VDD = 10V, 7.0 7.0 5.5 7.0 V VO = 1.0V or 9.0V VDD = 15V, 11.0 11.0 8.25 11.0 V VO = 1.5V or 13.5V ITL 3-STATE Leakage Current V DD = 15V ±0.3 ±10−4 ±0.3 ±1.0 µA IIN Input Current V DD = 15V ±0.3 ±10−5 ±0.3 ±1.0 µA

3 www.fairchildsemi.com CD4503BC TA = 25°C, CL = 50 pF , RL = 200 kΩ , Input tr = tf = 20 ns, unless otherwise specified Note 4: AC Parameters are guaranteed by DC correlated testing. Symbol Parameter Conditions Min Typ Max Units tPHL , tPLH Propagation Delay Time V DD = 5V 75 100 ns VDD = 10V 35 40 ns VDD = 15V 25 30 ns tPLZ , tPHZ Propagation Delay Time, V DD = 5V 80 125 ns Logical Level to HIGH V DD = 10V 40 90 ns Impedance State V DD = 15V 35 70 ns tPZL , tPZH Propagation Delay Time, V DD = 5V 95 175 ns High Impedance State to V DD = 10V 40 80 ns Logical Level V DD = 15V 35 70 ns tTLH Output Rise Time V DD = 5V 45 80 ns VDD = 10V 23 40 ns VDD = 15V 18 35 ns tTHL Output Fall Time V DD = 5V 45 80 ns VDD = 10V 23 40 ns VDD = 15V 18 35 ns

www.fairchildsemi.com 4 CD4503BC AC Test Circuits and Switching Time Waveforms tPHL , tPLH CMOS to CMOS tPHZ and tPZH tPLZ and tPZL tPHZ tPLZ tPZH Note: Delays measured with input tr, tf ≤ 20 ns. tPZL

5 www.fairchildsemi.com CD4503BC Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Package Number M16A 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. CD4503BC Hex Non-Inverting 3-STATE Buffer LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Package Number N16E