DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 14
Technical content
Features
- High Speed Operation: 4 MHz
- 1.8 V (1.65 V*) to 5.5 V Supply V oltage Range
- Selectable x8 or x16 Memory Organization
- Self−Timed Write Cycle with Auto−Clear
- Sequential Read
- Software Write Protection
- Power−up Inadvertant Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Ranges
- 8−pin PDIP, SOIC, TSSOP and 8−pad UDFN and TDFN Packages
- This Device is Pb−Free, Halogen Free/BFR Free and RoHS Compliant†
Figure 1. Functional Symbol Reference Manual, SOLDERRM/D. dimensions section on page 14 of this data sheet.
ORDERING INFORMATION
Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization. SOIC−8 V, W SUFFIX CASE 751BD PDIP−8 L SUFFIX CASE 646AA TDFN−8 VP2 SUFFIX CASE 511AK TSSOP−8 Y SUFFIX CASE 948AL SOIC−8 X SUFFIX CASE 751BE UDFN−8 HU4 SUFFIX CASE 517AZ ** Not recommended for new designs.
Table 1. ABSOLUTE MAXIMUM RATINGS should not be assumed, damage may occur and reliability may be affected.
- The DC input voltage on any pin should not be lower than −0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may
undershoot to no less than −1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns. Table 2. RELIABILITY CHARACTERISTICS (Note 2)
- These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
- Block Mode, V CC = 5 V, 25°C
Table 3. D.C. OPERATING CHARACTERISTICS performance may not be indicated by the Electrical Characteristics if operated under different conditions. Table 4. PIN CAPACITANCE (TA = 25°C, f = 1 MHz, VCC = 5 V)
- These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
Table 5. A.C. CHARACTERISTICS
- This parameter is tested initially and after a design or process change that affects the parameter.
Table 6. POWER−UP TIMING (Notes 6 and 7)
- These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
- t PUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Table 7. A.C. TEST CONDITIONS
intended for use with industry standard microprocessors. voltage required during any write operation. follows the timing shown in Figure 2. state; no change is allowed in Busy state. operations a 16−bit data field (8−bit for X8 organization). only the initial data word is proceeded by a dummy zero bit. The CAT93C46B powers up in the write disable state. EWEN and EWDS instructions timing is shown in Figure 4. Table 8. INSTRUCTION SET
location returns to a logical “1” state. bits return to a logical “1” state. clocking data write to all memory locations in the device. Figure 5. Write Instruction Timing
Figure 6. Erase Instruction Timing Figure 7. ERAL Instruction Timing Figure 8. WRAL Instruction Timing
00 DN D0
http://onsemi.com PACKAGE DIMENSIONS PDIP−8, 300 mils CASE 646AA−01 ISSUE A D A L eb E eB c TOP VIEW SIDE VIEW END VIEW PIN # 1 IDENTIFICATION Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001. SYMBOL MIN NOM MAX A b c D e L 0.38 2.92 0.36 6.10 1.14 0.20 9.02
2.54 BSC
3.30 5.33 4.95 0.56 7.11 1.78 0.36 10.16 eB 7.87 10.92 E 7.62 8.25 2.92 3.80 3.30 0.46 6.35 1.52 0.25 9.27 7.87
http://onsemi.com PACKAGE DIMENSIONS SOIC 8, 150 mils CASE 751BD−01 ISSUE O E1 E A h θ L c e b D PIN # 1 IDENTIFICATION TOP VIEW SIDE VIEW END VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012. SYMBOL MIN NOM MAX θ A b c D E e h 0º 8º 0.10 0.33 0.19 0.25 4.80 5.80 3.80
1.27 BSC
1.75 0.25 0.51 0.25 0.50 5.00 6.20 4.00 L 0.40 1.27 1.35
http://onsemi.com PACKAGE DIMENSIONS SOIC−8, 208 mils CASE 751BE−01 ISSUE O eb SIDE VIEW TOP VIEW E D PIN#1 IDENTIFICATION END VIEW A L c Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with EIAJ EDR-7320. /C0113 SYMBOL MIN NOM MAX θ A b c D E e 0º 8º 0.05 0.36 0.19 5.13 7.75 5.13 2.03 0.25 0.48 0.25 5.33 8.26 5.38 L 0.51 0.76
http://onsemi.com PACKAGE DIMENSIONS TSSOP8, 4.4x3 CASE 948AL−01 ISSUE O E1 E e b D cA TOP VIEW SIDE VIEW END VIEW /C01131 L Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. SYMBOL θ MIN NOM MAX A b c D E e 0º 8º L 0.05 0.80 0.19 0.09 0.50 2.90 6.30 4.30
0.65 BSC
1.00 REF
1.20 0.15 1.05 0.30 0.20 0.75 3.10 6.50 4.50 0.90 0.60 3.00 6.40 4.40
http://onsemi.com PACKAGE DIMENSIONS UDFN8, 2x3 EXTENDED PAD CASE 517AZ−01 ISSUE O
0.065 REF
L E PIN #1 INDEX AREA PIN #1 IDENTIFICATION DAP SIZE 1.8 x 1.8 DETAIL A D b eA TOP VIEW SIDE VIEW FRONT VIEW DETAIL A BOTTOM VIEW A30.065 REF 0.0 - 0.05A3Notes: (1) /C8202All dimensions are in millimeters. (2) Refer JEDEC MO-236/MO-252. SYMBOL MIN NOM MAX A 0.45 0.50 0.55 A1 0.00 0.02 0.05 A3 0.127 REF b 0.20 0.25 0.30 D 1.95 2.00 2.05 D2 1.35 1.40 1.45 E 3.00 E2 1.25 1.30 1.35 e 2.95
0.50 REF
3.05 L 0.25 0.30 0.35 A
http://onsemi.com PACKAGE DIMENSIONS TDFN8, 2x3 CASE 511AK−01 ISSUE A PIN#1 IDENTIFICATION E2E ebD TOP VIEW SIDE VIEW BOTTOM VIEW PIN#1 INDEX AREA FRONT VIEW A LD2 Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MO-229. SYMBOL MIN NOM MAX A 0.70 0.75 0.80 A1 0.00 0.02 0.05 A3 0.20 REF b 0.20 0.25 0.30 D 1.90 2.00 2.10 D2 1.30 1.40 1.50 E 3.00 E2 1.20 1.30 1.40 e 2.90
0.50 TYP
3.10 L 0.20 0.30 0.40 A2 0.45 0.55 0.65
http://onsemi.com Example of Ordering Information Device Order Number Specific Device Marking Package Type Temperature Range Lead Finish Shipping CAT93C46BLI−G 93C46P PDIP−8 I = Industrial (−40°C to +85°C) NiPdAu Tube, 50 Units / Tube CAT93C46BLE−G 93C46P PDIP−8 E = Extended (−40°C to +125°C) NiPdAu Tube, 50 Units / Tube CAT93C46BVE−GT3 93C46P SOIC−8, JEDEC E = Extended (−40°C to +125°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BVI−GT3 93C46P SOIC−8, JEDEC I = Industrial (−40°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BVI−GT3L 93C46P SOIC−8, JEDEC I = Industrial (−20°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BVP2I−GT3 (Note 8) M0T TDFN−8 I = Industrial (−40°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BWI−GT3 (Note 8) 93C46P SOIC−8, JEDEC I = Industrial (−40°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BXI−T2 93C46P SOIC−8, EIAJ I = Industrial (−40°C to +85°C) Matte−Tin Tape & Reel, 2,000 Units / Reel CAT93C46BXE−T2 93C46P SOIC−8, EIAJ E = Extended (−40°C to +125°C) Matte−Tin Tape & Reel, 2,000 Units / Reel CAT93C46BYI−GT3 M46P TSSOP−8 I = Industrial (−40°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BYI−GT3L M46P TSSOP−8 I = Industrial (−20°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BYE−GT3 M46P TSSOP−8 E = Extended (−40°C to +125°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BHU4I−GT3 M0U UDFN−8 I = Industrial (−40°C to +85°C) NiPdAu Tape & Reel, 3,000 Units / Reel CAT93C46BHU4E−GT3 M0U UDFN−8 E = Extended (−40°C to +125°C) NiPdAu Tape & Reel, 3,000 Units / Reel 8. Not recommended for new designs. 9. All packages are RoHS −compliant (Lead−free, Halogen−free). 10.The standard lead finish is NiPdAu. 11. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office. 12.For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. 13.For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Devic e Nomenclature document, TND310/D, available at www.onsemi.com ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a numb er of patents, trademarks, reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 CAT93C46B/D LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative