C8051F018 ETC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
C8051F018 C8051F018 C8051F018 C8051F018 16K Flash, 1.25K RAM, 10-Bit ADC, 64-Pin MCU PRELIMINARY Port 0 Latch Port 1 Latch JTAG Logic TCK TMS TDI TDO UART SMBus SPI Bus 5-Chnl PCA 16kbyte FLASH 1024 byte XRAM VDD Monitor SFR Bus Port 2 Latch Port 3 Latch C o r e Timers 0,1,2 Timer 3 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 P D r v P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P D r v P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 P D r v P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P D r v C R O S S B A R S W I T C H AV+ AV+ VDD VDD VDD DGND DGND DGND AGND AGND Reset/RST XTAL1 XTAL2 External Oscillator Circuit System Clock Internal Oscillator Digital Power Analog Power Debug HW Boundary Scan 256 byte RAM WDT ADC 100ksps (10-Bit) A M U X AIN0.0 AIN0.1 AIN0.2 AIN0.3 AIN0.4 AIN0.5 AIN0.6 AIN0.7 CP0+ CP0- CP1+ CP1- TEMP SENSOR VREF CP0 CP1 VREF NC NC ANALOG PERIPHERALS 10-bit ADC - ±1LSB INL; No Missing Codes - Programmable Throughput up to 100ksps - 8 External Inputs; Differential or Single-Ended mode - Data Dependent Windowed Interrupt Generator - Built-in Temperature Sensor ( ± 3°C) Two Comparators - 16 Programmable Hysteresis Values - Configurable to Generate Interrupts or Reset Internal Voltage Reference Precision VDD Monitor/Brown-out Detector ON-CHIP JTAG DEBUG & BOUNDRY SCAN - On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive In-System Debug (No Emulator Required!) - Provides Breakpoints, Single Stepping, Watchpoints, Stack Monitor - Inspect/Modify Memory and Registers - Superior Performance to Emulation Systems Using ICE- Chips, Target Pods, and Sockets - IEEE1149.1 Compliant Boundary Scan - Low Cost, Complete Development Kit HIGH SPEED 8051 µµµµC CORE - Pipe-lined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks - Up to 25MIPS Throughput with 25MHz System Clock - Expanded Interrupt Handler MEMORY - 1280 Bytes Internal Data RAM (256 + 1k) - 16k Bytes In-System Programmable FLASH Program Memory DIGITAL PERIPHERALS - 32 Port I/O; All are 5V tolerant - Hardware SMBus TM (I2CTM Compatible), SPITM, and UART Serial Ports Available Concurrently - Programmable 16-bit Counter/Timer Array with Five Capture/Compare Modules - Four General Purpose 16-bit Counter/Timers - Dedicated Watch-Dog Timer; Bi-directional Reset CLOCK SOURCES - Internal Programmable Oscillator: 2-to-16MHz - External Oscillator: Crystal, RC, C, or Clock - Typical Operating Current: 12.5mA @ 25MHz - Multiple Power Saving Sleep and Shutdown Modes 64-Pin TQFP Temperature Range: –40°°°°C to +85°°°°C SMBus is a trademark of Intel Corp.; I2C is a trademark of Philips Semi.; SPI is a trademark of Motorola, Inc. 1.18.2002
C8051F018 C8051F018 C8051F018 C8051F018 16K Flash, 1.25K RAM, 10-Bit ADC, 64-Pin MCU PRELIMINARY SELECTED ELECTRICAL SPECIFICATIONS TA = -40°C to +85°C, VDD = 2.8V unless otherwise specified. PARAMETER CONDITIONS MIN TYP MAX UNITS GLOBAL CHARACTERISTICS Supply Voltage 2.8 3.6 V Supply Current (CPU active) Clock=25MHz Clock=1MHz Clock=32kHz 12.5 0.5 mA mA µA Supply Current (shutdown) Oscillator not running 10 µA Clock Frequency Range DC 25 MHz A/D CONVERTER Resolution 10 bits Integral Nonlinearity ± ½ ± 1 LSB Differential Nonlinearity Guaranteed Monotonic ± ½ ± 1 LSB Signal-to-Noise Plus Distortion 59 61 dB Throughput Rate 100 ksps Input Voltage Range 0 VREF V COMPARATORS Supply Current (each Comparator) 1.3 µA Response Time | CP+ – CP- | = 100mV 4 µs
PACKAGE INFORMATION
A b D e E 0.05 0.95 0.17 0.22 12.00 10.00 0.50 12.00 10.00 1.20 0.15 1.05 0.27 MIN (mm) NOM (mm) MAX (mm) E e A1b D PIN 1 DESIGNATOR A C8051F015DK DEVELOPMENT KIT