ATW2800D

ATW2800D_15 IRF | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 8

Technical content

Features

28V Input, Dual Output The advanced feedback design provides fast loop response for superior line and load transient characteristics and offers greater reliability and radiation tolerance than devices incorporating optical elements in the feedback circuits. Manufactured in a facility fully qualified to MIL-PRF- 38534, these converters are fabricated utilizing DSCC qualified processes. For available screening options, refer to device screening table in the data sheet. Variations in electrical, mechanical and screening can be accommodated. Contact IR Santa Clara for special requirements. The ATW28XXD Series of DC/DC converters feature high power density and an extended temperature range for use in military and industrial applications. Designed to MIL-STD-704 input requirements, these devices operate with a nominal 28VDC inputs with ±12V and ±15V dual outputs to satisfy a wide range of requirements. The circuit design incorporates a pulse width modulated push-pull topology operating in the feed-forward mode at a nominal switching frequency of 270KHz. Input to output isolation is achieved through the use of transformers in the forward and feedback circuits. HYBRID-HIGH RELIABILITY DC/DC CONVERTERS PD-94557A

2 www.irf.com ATW28XXD Series Specifications For Notes to Specifications, refer to page 3 Table I. Electrical Performance Characteristics ATW2812D Input voltage -0.5V to +50VDC Soldering temperature 300°C for 10 seconds Operating case temperature -55°C to +125°C Storage case temperature -65°C to +135°C Absolute Maximum Ratings Test Symbol Conditions -55°C ≤Tc ≤+125°C Vin = 28 Vdc ±5%, CL = 0 Unless otherwise specified Group A Subgroups Device Types Limits Unit Min Max Output voltage V OUT I OUT = 0 1 All ±11.88 ±12.12 V 2,3 ±11.76 ±12.24 Output current 1, 2 IOUT V IN = 18, 28, and 40 V dc, each output 1,2,3 All 250 2250 mA Output ripple voltage 3 VRIP V IN = 18, 28, and 40 V dc, B.W. = 20Hz to 2MHz 1,2,3 All 85 mVp-p Line regulation 4 VRLINE V IN = 18, 28, and 40 V dc, Iout = 0,1250, and 2500mA

1 All 30 mV

2,3 60 Load regulation 4 VRLOAD V IN = 18, 28, and 40 V dc, IOUT = 0, 1250, and 2500mA 1,2,3 All 120 mV Cross regulation 5 VRCROSS 10% to 90% load change 1,2,3 All 3.5 % Input current I IN I OUT = 0, inhibit (pin 8) tied to input return (pin 10) 1,2,3 All 18 mA I OUT = 0,inhibit (pin 8)= open Input ripple current 3, 4 IRIP I OUT = 2500mA B.W. = 20Hz to 2MHz 1,2,3 All 50 mAp-p Efficiency 4 EFF I OUT = 2500mA 1 All 80 % TC = +25°C Isolation ISO Input to output or any pin to case (except pin 7) at

500 V dc Tc = +25°C

1 All 100 MΩ

Capacitive load 6, 7 CL No effect on dc performance, Tc = +25°C, total for both outputs

4 All 200 µF

PD Overload, TC = +25°C 8 1 All 12 W Short circuit, TC = +25°C 9.0 Switching frequency 4 FS I OUT = 2500mA 4,5,6 01 250 300 KHz 02 250 270 03 275 300 Output response to step transient load changes 4, 9 VOTLOAD 1250mA to/from 2500mA 4,5,6 All -400 +400 mV pk 0mA to/from 2500mA 4,5,6 All -800 +800 Recovery time step transient load changes 4, 9, 10 TTLOAD 1250mA to/from 2500mA 4,5,6 All 70 µs 0mA to/from 1250mA 4,5,6 All 500 1250mA to/from 0mA 4,5,6 All 5.0 ms

www.irf.com 3 ATW28XXD Series Notes to Specifications Table I. Electrical Performance Characteristics - continued ATW2812D 1 Parameter guaranteed by line, load and cross regulation tests. 2 Up to 90% of full power is available from either output provided the total output does not exceed 30W. 3 Bandwidth guaranteed by design. Tested for 20KHz to 2MHz.

4 Load current split equally between +V

OUT and –VOUT. 5 Three-watt load on output under test, 3.0W to 27W load change on other output. 6 Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn-on. 7 Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in Table I.

8 An overload is that condition with a load in excess of the rated load but less than that necessary to

trigger the short circuit protection and is the condition of maximum power dissipation. 9 Load step transition time between 2.0 µs and 10 µs.

10 Recovery time is measured from the initiation of the transient to where V

OUT has returned to within ±1.0% of V OUT at 50%load. 11 Input step transition time between 2.0 µs and 10 µs. 12 Turn-on delay time measurement is for either a step application of power at the input or the removal of ground signal from the inhibit pin (pin 8) while power is applied to the input. Test Symbol Conditions -55°C ≤Tc ≤+125°C Vin = 28 Vdc ±5%, CL = 0 unless otherwise specified Group A Subgroups Device Types Limits Unit Min Max Output response transient step line changes 4, 7, 11 VOTLINE Input step from/to 18 to 40 Vdc, IOUT = 2500mA 4,5,6 All -800 +800 mV pk Recovery time transient step line change 4, 7, 10, 11 TTLINE Input step from/to 18 to 40 Vdc, IOUT = 2500mA 4,5,6 All 4000 µs Turn on overshoot 4 VTonOS I OUT = 0 and 2500mA 4,5,6 All 750 mV pk Turn on delay 4, 12 TonD I OUT = 0 and 2500mA 4,5,6 All 14 ms Load fault recovery 7 TrLF 4,5,6 All 14 ms Weight Flange 75 g

4 www.irf.com ATW28XXD Series Specifications Table II. Electrical Performance Characteristics ATW2815D For Notes to Specifications, refer to page 5 Input voltage -0.5V to +50VDC Soldering temperature 300°C for 10 seconds Operating case temperature -55°C to +125°C Storage case temperature -65°C to +135°C Absolute Maximum Ratings Test Symbol Conditions -55°C ≤Tc ≤+125°C Vin = 28 Vdc ±5%, CL = 0 Unless otherwise specified Group A Subgroups Device Types Limits Unit Min Max Output voltage V OUT V IN = 18, 28, and 40 Vdc 1 All ±14.85 ±15.15 VDC I OUT = 0 2,3 All ±14.70 ±15.30 VDC Output current 11, 13 IOUT V IN = 18, 28, and 40 V dc 1,2,3 All 0.200 2000 mA DC Output ripple voltage 8 VRIP V IN = 18, 28, and 40 V dc, B.W. = DC to MHz 1,2,3 All 85 mVp-p Output Power 4, 11 POUT V IN = 18, 28, 40 Vdc 1,2,3 All 30 W Line regulation 9, 10 VRLINE V IN = 18, 28, and 40 V dc, Iout = 0, 1000, and 2000mA

1 All 35 mV

2,3 All 75 mV Load regulation 9, 10 VRLOAD V IN = 18, 28, and 40 V dc, IOUT = 0, 1000, and 2000mA 1,2,3 All 150 mV Input current I IN I OUT = 0, inhibit (pin 8) 1,2,3 All 12 mADC I OUT = 0, inhibit (pin 8) = open 1,2,3 All 30 mADC Input ripple current I RIP I OUT = 2000mA 1,2,3 All 60 mAp-p Efficiency E FF IOUT = 2500mA TC = 25°C 1 All 80 % Isolation ISO Input to output or any pin to case (except pin 8) at 500V dc Tc = 25°C 6, 12 CL No effect on dc performance, Tc = 25°C

4 All 500 µF

PD Overload, TC = +25°C 3 1 All 9.0 W Short circuit, TC = +25°C 1 All 9.0 W Switching frequency F S I OUT = 2000mA 1,2,3 01 237 263 KHz 1,2,3 02 230 245 KHz 1,2,3 03 250 265 KHz Output response to step transient load changes 7, 9, 10 VOTLOAD 50% load to/from 100% load 4,5,6 All -300 +300 mV pk No load to 100% load 4,5,6 All -800 -800 mV pk 100% load to no load 4,5,6 All +800 +800 mV pk Recovery time step transient load changes1, 7 TTLOAD 50% load to/from 100% load 4,5,6 All 25 µs No load to 50% load 4,5,6 All 500 µs 50% load to no load 4,5,6 All 7.0 ms

www.irf.com 5 ATW28XXD Series Table II. Electrical Performance Characteristics - continued Notes to Specifications ATW2815D 1 Recovery time is measured from the initiation of the transient to where V OUT has returned to within ±1.0% of VOUT at 50% load. 2 Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal f rom the inhibit pin (pin 8) while power is applied to the input. 3 An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short ci rcuit protection and is the condition of maximum power dissipation. 4 Above +125 °C case, derate output power linearly to 0 at +135 °C case. 5 Input step transition time between 2.0 µs and 10 µs. 6 Capacitive load may be any value from 0 to the maximum limit without compromising DC performance. A capacitive load in excess of the maximum limit will not disturb loop stability but will interfere with the operation of the load fault dete ction circuitry, appearing as a short circuit during turn on. 7 Load step transition time between 2.0 µs and 10 µs. 8 Bandwidth guaranteed by design. Tested for 20KHz to 2MHz.

9 Load current split equally between +V

OUT and –VOUT. 10 When operating with unbalanced loads, at least 25% of the load must be on the positive output to maintain regulation. 11 Parameter guaranteed by line and load regulation tests. 12 Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters sh all be guaranteed to the limits specified in Table II. 13 Up to 90% of full power is available from either output provided the total output does not exceed 30W. Test Symbol Conditions -55°C ≤Tc ≤+125°C Vin = 28 Vdc ±5%, CL = 0 unless otherwise specified Group A Subgroups Device Types Limits Unit Min Max Output response transient step line changes 5, 12 VOTLINE Input step from/to 18 to 40VDC 4,5,6 All +180 mV pk Input step from 40 to18 VDC 4,5,6 All -600 mV pk Recovery time transient step line changes 1. 5, 12 TTLINE Input step from/to 18 to 40 VDC 4,5,6 All 400 µs Input step from 40 to 18 VDC 4,5,6 All 400 µs Turn on overshoot VTon OS I OUT = 0 and 2000mA 4,5,6 All 750 mV pk Turn on delay TonD I OUT = 0 and 2000mA 4,5,6 All 12 ms Load fault recovery 12 TrLF V IN = 18 to 40 VDC 4,5,6 All 12 ms Weight Flange 75 g

6 www.irf.com ATW28XXD Series Connecting the inhibit input (Pin 8) to input common (Pin 10) will cause the converter to shut down. It is recommended that the inhibit pin be driven by an open collector device capable of sinking at least 400µA of current. The open circuit voltage of the inhibit input is 11.5 ±1.0VDC. Block Diagram

Application Information

Inhibit Function (Enable) EMI Filter An optional external EMI filter (AFC461) is available that will reduce the input ripple current to levels below the limits imposed by MIL-STD-461B CEO3. Device Synchronization To take advantage of this capability, the system designer must assign one of the converters as the master. Then, by definition, the remaining converters become slaves and will operate at the masters’ switching frequency. The user should be aware that the synchronization system is fail-safe; that is, the slaves will continue operating should the master frequency be interrupted for any reason. The layout must be such that the synchronization output (pin 2) of the master device is connected to the synchronization input (pin 2) of each slave device. It is advisable to keep this run short to minimize the possibility of radiating the 250KHz switching frequency. The appropriate parts must be ordered to utilize this feature. After selecting the converters required for the system, a ‘MSTR’ suffix is added for the master converter part number and a ‘SLV’ suffix is added for slave part number. See Part Number section. Typical Synchronization Connection Whenever multiple DC/DC converters are utilized in a single system, significant low frequency noise may be generated due to the slight differences in the switching frequencies of the converters (beat frequency noise). Because of the low frequency nature of this noise (typically less than 10KHz), it is difficult to filter out and may interfere with proper operation of sensitive systems (communications, radar or telemetry). International Rectifie roffers an option,which allows synchronization of multiple AHE/ATW type converters, thus eliminating this type of noise. ATW28xxD ATW28xxS AFC461 or AFV461 ATW28xxD or Other Compatable + In + In + In Case Case Case Return Return Return Return Return Return Output Output Output MSTR SLV SLV + In Return Output Return System Bus Output Output +Vout Output Return Pulse Width Modulator EMI Filter1 +Input Enable Input Return FB Drive 1 Drive 2 Sync Error Amp & Reference 5 -Vout

www.irf.com 7 ATW28XXD Series Pin Designation Mechanical Outline 2.700 Max2.360 1.350 Max 1.95 0.500 Max 0.05

0.040 D X

0.26 L Pins

4 X 0.400 =1.600 61 0 987 123 54 1.000 Pin # Designation 1+ I n p u t

2 NC Standard or

Sync. ( Optional ) 3 + Output

4 Output Return

7 Case Ground

8 Enable

10 Input Return

Notes: 1) All dimensions are in inches 2) The tolerance for X.XXX = ±0.005 Standard Microcircuit Drawing Equivalence Table Standard Microcircuit Vendor Cage IR Standard Drawing Number Code Part Number 5962-92109 52467 ATW2812D 5962-91613 52467 ATW2815D

8 www.irf.com ATW28XXD Series WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 IR SANTA CLARA: 2270 Martin Av., Santa Clara, California 95050, Tel: (408) 727-0500 Visit us at www.irf.com for sales contact information . Data and specifications subject to change without notice. 12/2006 Part Numbering Notes: /G129 Best commercial practice /G130 Sample tests at low and high temperatures /G131 -55°C to +105°C for AHE, ATO, ATW Device Screening Requirement MIL-STD-883 Method No Suffix ES /c100 HB CH Temperature Range -20°C to +85°C -55°C to +125°C /c101 -55°C to +125°C -55°C to +125°C Element Evaluation MIL-PRF-38534 N/A N/A N/A Class H Non-Destructive Bond Pull Internal Visual 2017 /c99 Yes Yes Yes Temperature Cycle 1010 N/A Cond B Cond C Cond C Constant Acceleration 2001, Y1 Axis N/A 500 Gs 3000 Gs 3000 Gs PIND 2020 N/A N/A N/A N/A Burn-In 1015 N/A 48 hrs@hi temp 160 hrs@125°C 160 hrs@125°C Final Electrical MIL-PRF-38534 25°C 25°C /c100 -55°C, +25°C, -55°C, +25°C, ( Group A ) & Specification +125°C +125°C PDA MIL-PRF-38534 N/A N/A N/A 10% Seal, Fine and Gross 1014 Cond A Cond A, C Cond A, C Cond A, C Radiographic 2012 N/A N/A N/A N/A External Visual 2009 /c99 Yes Yes Yes N/A N/A2023 N/A N/A ATW 28 15 D /CH - MSTR Model Input Voltage Nominal 28 = 28V Output D = Dual Output Voltage 12 = ±12V 15 = ±15V Screening Level (Please refer to Screening Table) No Suffix, ES, HB, CH Sync Option MSTR = Master SLV = Slave Omit for Standard