APVV ABRACON | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 2
Technical content
Overall Frequency Stability Supply Voltage (Vdd) Phase Jitter RMS (12KHz-20MHz) Period Jitter (peak to peak) ABRACON ISABRACON IS ISO 9001 / QS 9000ISO 9001 / QS 9000 CERTIFIEDCERTIFIED ABRACON IS ISO 9001 / QS 9000 CERTIFIED
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000 | fax 949-546-8001 | www.abracon.com CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR APVV SERIES STANDARD SPECIFICATIONS: rev1.1-10/05 PARAMETERS PECL
38 MHz to 640 MHz
0°C to + 70°C (see options) -55°C to +125°C ± 50 ppm (see options) 10% Max ± 50 ppm max. (see options) 2.25V to 3.63 (2.5V to 3.3V ± 10%) 0.5pS Typ, 1pS Max 20pS typ., 30pS max up to 320 MHz; 50pS typ., 70pS max 321MHz to 640MHz Tri-State Function For CMOS and LVDS = "1" (VIH ³ 0.7* Vdd) or open: Oscillation; "0" (VIL < 0.3* Vdd): No oscillation/Hi Z For PECL (See TriState Pin Operation table) = P Option (Standard PECL OE) "0" (VIL < 0.3* Vdd): or Open: Oscillation; "1" (VIH ³ 0.7* Vdd): No oscillation/Hi Z P1 Option = "1" (VIH ³ 0.7* Vdd) or open: Oscillation; "0" (VIL < 0.3* Vdd): No oscillation/Hi Z 5.0 x 7.0 x 1.8mm Supply Current (IDD) Symmetry (Duty Cycle) Output Logic High Output Logic Low Rise time Fall time 45% min, 50% typical, 55% max. V DD -1.025V min, VDD -0.880V max. VDD -1.810V min, VDD -1.620V max. 1.5ns max, 0.6nSec typical 1.5ns max, 0.6nSec typical LVDS Supply Current (IDD) Output Clock Duty Cycle @ 1.25V Output Differential Voltage (VOD) VDD Magnitude Change (∆VOD) Output High Voltage Output Low Voltage Offset Voltage [RL = 100Ω] Offset Magnitude Voltage[RL = 100Ω] Power-off Leakage (IOXD) [Vout=VDD or GND, VDD=0V] Differential Clock Rise Time (tr) [RL=100Ω, CL=10pF] Differential Clock Fall Time (tf) [RL=100Ω, CL=10pF] CMOS Supply Current Symmetry (Duty Cycle) Rise/ Fall Time 30mA max (38MHz<Fo<320MHz) 45% min, 50% typ, 55% max, 45% min, 50% typical, 55% max 247mV min, 355mV typical, 454mV max -50mV min, 50mV max V OH = 1.6V max, 1.4V typical VOL = 0.9V min, 1.1V typical VOS = 1.125V min, 1.2V typical, 1.375V max ∆VOS = 0mV min, 3mV typical, 25mV max ±10µA max, ±1µA typical 0.7ns typical, 1.0ns max 0.7ns typical, 1.0ns max : PRELIMINARY 45mA max(for 38MHz<Fo<320MHz), 70mA max (320MHz<Fo<640MHz) 65mA max (for 38MHz<Fo<320MHz), 90mA max (320MHz<Fo<640MHz) APPLICATIONS: SONET, Fiber Channel, SERDES HDTV, OBSAI, CPRI, PCI Express, 1394 FEATURES: CMOS, PECL or LVDS Output Low Power ( 2.5, 3.3V ) Wide Pull Range Sub 1pS ( 12kHz - 20MHz ) Low Jitter
Dimensions: inch (mm) MARKING: - HTU.th (Frequency: H=First “”100” digit of frequency (if applicable), T=First “10” digit of frequency, U=First “unit” of frequency, t=First “tenth” digit of freq, h=First “hundredth” digit of freq. Ex: 156.25 for 156.25MHz; 14.31 for 14.31818 MHz) - APVV ZYX (Z: Month, A to L; Y: Year, 5 for 2005; X: Traceability Code) ABRACON ISABRACON IS ISO 9001 / QS 9000ISO 9001 / QS 9000 CERTIFIEDCERTIFIED ABRACON IS ISO 9001 / QS 9000 CERTIFIED tel 949-546-8000 | fax 949-546-8001 | www.abracon.com APVV SERIES CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR CERAMIC SMD VOLTAGE CONTROL CRYSTAL OSCILLATOR PIN ASSIGNMENTS: OPTIONS AND PART IDENTIFICATION (Left blank if standard): OUTLINE DRAWING: Temperature: L for -40°C to +85°C APVV - Frequency - Temperature - Frequency Stability - Output - Pull Range - Packaging Pull Range: A = ±100ppm Packaging option: T for Tape and Reel (1,000pcs/reel) PIN # NAME DESCRIPTION Voltage Control OE GND Q Q V DD Voltage Control Input Output Enable Ground PECL, LVDS, or CMOS Output Complimentary PECL, LVDS, or NC VDD Connection TRI-STATE PIN OPERATION: OUTPUT TYPE PIN 1 LOGIC LEVEL* OUTPUT STATE PECL (P) LVDS & CMOS (V, C) PECL1 (P1) 0 (Default) 1 (Default) 1 (Default) Enabled Tri-state Tri-state Enabled Enabled Tri-state *Connect to VDD from logic level "1", connect to ground for logic level "0". Output options: P = PECL P1 = PECL1 V = LVDS C = CMOS Stability options: R for ± 25 ppm max S for ± 20 ppm max rev2.1-10/05 : PRELIMINARY 5.0 x 7.0 x 1.8mm Q1 2006 Availability currently limited to standard developed frequencies. Please contact factory for more information.