APT5017BVR ADPOW | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 4
Technical content
Characteristic / Test Conditions Drain-Source Breakdown Voltage (VGS = 0V, ID = 250µA) On State Drain Current 2 (VDS > ID(on) x RDS(on) Max, VGS = 10V) Drain-Source On-State Resistance 2 (VGS = 10V, 0.5 ID[Cont.]) Zero Gate Voltage Drain Current (VDS = VDSS , VGS = 0V) Zero Gate Voltage Drain Current (VDS = 0.8 VDSS , VGS = 0V, TC = 125°C) Gate-Source Leakage Current (VGS = ±30V, VDS = 0V) Gate Threshold Voltage (VDS = VGS , ID = 1.0mA) 050-5504 Rev E MAXIMUM RATINGS All Ratings: TC = 25°C unless otherwise specified. Symbol VDSS ID IDM VGS VGSM PD TJ,TSTG TL IAR EAR EAS Parameter Drain-Source Voltage Continuous Drain Current @ T C = 25°C Pulsed Drain Current 1 Gate-Source Voltage Continuous Gate-Source Voltage Transient Total Power Dissipation @ T C = 25°C Linear Derating Factor Operating and Storage Junction Temperature Range Lead Temperature: 0.063" from Case for 10 Sec. Avalanche Current 1 (Repetitive and Non-Repetitive) Repetitive Avalanche Energy 1 Single Pulse Avalanche Energy 4 UNIT Volts Amps Volts Watts W/°C Amps mJ STATIC ELECTRICAL CHARACTERISTICS Symbol BV DSS ID(on) R DS(on) IDSS IGSS VGS(th) UNIT Volts Amps Ohms µA nA Volts MIN TYP MAX 500 0.170 250 ±100 APT5017BVR 500 120 ±30 ±40 370 2.96 -55 to 150 300 1300 APT5017BVR 500V 30A 0.170 Ω TO-247 G D S Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.
- Faster Switching • 100% Avalanche Tested
- Lower Leakage • Popular TO-247 Package POWER MOS V ® CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed. USA 405 S.W. Columbia Street Bend, Oregon 97702-1035 Phone: (541) 382-8028 FAX: (541) 388-0364 EUROPE Avenue J.F. Kennedy Bât B4 Parc Cadéra Nord F-33700 Merignac - France Phone: (33) 5 57 92 15 15 FAX: (33) 5 56 47 97 61 APT Website - http://www.advancedpower.com
td(on) tr td(off) tf Test Conditions VGS = 0V VDS = 25V f = 1 MHz VGS = 10V VDD = 0.5 VDSS ID = ID[Cont.] @ 25°C VGS = 15V VDD = 0.5 VDSS ID = ID[Cont.] @ 25°C R G = 1.6Ω MIN TYP MAX 4400 5280 600 840 230 350 200 300 30 45 80 120 12 25 14 30 55 80 11 20 UNIT pF nC ns APT5017BVR Characteristic Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain ("Miller") Charge Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time 050-5504 Rev E Characteristic / Test Conditions Continuous Source Current (Body Diode) Pulsed Source Current 1 (Body Diode) Diode Forward Voltage 2 (VGS = 0V, IS = -ID[Cont.]) Reverse Recovery Time (IS = -ID[Cont.], dlS /dt = 100A/µs) Reverse Recovery Charge (IS = -ID[Cont.], dlS /dt = 100A/µs) SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS UNIT Amps Volts ns µC MIN TYP MAX 120 1.3 510 10.2
1 Repetitive Rating: Pulse width limited by maximum junction3 See MIL-STD-750 Method 3471
temperature. 4 Starting Tj = +25°C, L = 2.89mH, RG = 25Ω , Peak IL = 30A
2 Pulse Test: Pulse width < 380 µS, Duty Cycle < 2%
APT Reserves the right to change, without notice, the specifications and information contained herein. THERMAL CHARACTERISTICS Symbol R θJC R θJA MIN TYP MAX 0.34 UNIT °C/W Characteristic Junction to Case Junction to Ambient ZθJC, THERMAL IMPEDANCE ( °C/W) 10-5 10-4 10-3 10-2 10-1 1.0 10 RECTANGULAR PULSE DURATION (SECONDS) FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION 0.4 0.1 0.05 0.01 0.005 0.001 Note: Duty Factor D = t1/t2 Peak TJ = PDM x ZθJC + TC PDM 0.1 SINGLE PULSE 0.02 0.05 0.2 D=0.5 0.01