AND711AST-30 PURDY | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 3
Technical content
Features
- Super twist
- 40 character x 8 line capability
- Excellent readability and high contrast ratio
- 8-bit parallel bus for read/write data by CPU interface
- Built-in LCD controller and display RAM (8k byte)
- Character mode, graphic mode, and character and graphic combination mode
- RoHS compliant
- Wide operating temperatures range (0°C to + 50°C)
- Compact and easily mounted on any equipment
- User-selectable font–6 x 8 or 8 x 8
- Available with EL backlighting attached (-EO option) Dot Matrix Dimensions Mechanical Characteristics Item Specification Unit Outline Dimensions 180 (W) x 65 (H) x 10 (D) mm Number of Dots 240 (W) x 64 (H) # of Characters 40 x 8 (320) Characters 6 x 8 dot format, alpha-numeric Viewing Area 132 (W) x 39 (H) mm Bezel Opening 132 (W) x 39 (H) mm Dot Size 0.49 (W) x 0.49 (H) mm Dot Pitch 0.53 (W) x 0.53 (H) mm Weight (approx.) I20/150 (ST/EO) gram 1. All dots on. DD .5V, V EE –8.5V, V EL =110, f EL = 500 Hz or at Typ.) 2. mA rms Absolute Maximum Ratings Item Symbol Rating Unit Supply Voltage V DD 5.5 V V EE -19 EL Drive Voltage EL = 1 kHz) V EL 130 V rms Input Voltage V IN –.3 V IN +.3 V Operating Temperature T op 0 to +50 °C Storage Temperature T stg -20 to +70 ˚C EL Driving Freq. (EO) f EL 1 kHz Electrical Characteristics (TA = 25°C) Item Symbol Min. Typ. Max. Unit Supply Voltage V DD 4.5 5.0 5.5 V V EE –5.75 –8.5 –11.5 High Level In Voltage DD = 5.0V) V IN 2.8 – 5 V Low Level In Voltage DD = 5.0V) V IL – – 0.8 High Level Output Volt. DD = 5.0V) V OH V DD –0.3 –– V Low Level Output Volt. DD = 5.0V) V OL – – 0.3 V Power Consumption (1) I DD – 16.0 25.0 mA I EE – 2.4 3.0 I EL – 4.0 10 (2) Product specifications contained herein may be changed without prior notice. It is therefore advisable to contact Purdy Electronics before proceeding with the design of equipment incorporating this product.
- RoHS Compliant
Intelligent Graphics Display AND711AST-30/-EO Purdy Electronics Corporation • 720 Palomar Avenue • Sunnyvale, CA 94085 7/20/07 Optical Characteristics (TA = 25˚C, φ = 0°, θ = 0) Note: Refer to Applications Section for definitions of viewing angle, contrast ratio, response time (on and off) and luminance. Power Supply The LCD panel is driven by the voltage V DD EE , so an adjustable V EE is required for contrast control and temperature compensation. Temperature Variations Example of Variable Negative Voltage Supply Timing Relationships and Diagram Timing Diagram Item Symbol Min. Typ. Max. Unit Viewing Angle Right to Left – 80 – degree Up & Down – 55 – Contrast K 2.5 4.8 - - Turn On T on - 200 350 ms Turn Off T off - 250 300 ms Connector Pin Assignment Pin No. Signal Function
1 FGND Frame Ground (connected to metal bezel)
2 GND Ground (signal)
Power Supply for logic (5V) 4 V EE Power Supply for LCD Drive (–8.5 ±3V) 5W R Data Write 6R D Data Read 7C E Chip Enable
8 C/D
WR = “L ”, C/D = “H”: Command Write WR = “L ”, C/D = “L ”: Data Write RD = “L ”, C/D = “H”: Status Read RD = “L ”, C/D = “L ”: Data Read
9 NC No connection
10 RESET Controller Reset (Active Pullup Required)
11 D0 Data Input/Output
12 D1 Data Input/Output
13 D2 Data Input/Output
14 D3 Data Input/Output
15 D4 Data Input/Output
16 D5 Data Input/Output
17 D6 Data Input/Output
18 D7 Data Input/Output
19 FS Font select. Open or connect to V DD : 6 x 8 dot Connect to ground: 8 x 8 dot
20 NC No connection
V DD EE 0°C 13.9 +25°C 12.5 +50°C 10.8 Signal Timing Relationships Item Symbol Min. Max. Unit C/D Set Up Time t CDS 100 – ns C/D Hold Time t CDH 10 – CE RD WR Pulse Width t CE, t RD, t WR 80 – Data Set Up Time t DS 80 – Data Hold Time t DH 40 – Access Time t ACC – 150 Output Hold Time t OH 10 50 VEE VDD GND LCD ModuleR1 R1 = 10k, R2 = 10k, TR 2SA1102 or equivalent TR tCDS tCP,tRD,tWP tACC tCDH tDH tOH tDS C/D CE RD, WR D0-D7 (WRITE) D0-D7 (READ)
Intelligent Graphics Display AND711AST-30/-EO Purdy Electronics Corporation • 720 Palomar Avenue • Sunnyvale, CA 94085 7/20/07 Block Diagram Dimensional Outline 8080 X-Driver X-Driver Y-Driver R/W CE WR D0-D7 RD CE C/D RESET VEL VEL LCD Panel 240 x 64 Dots EL Backlight X-Driver I/O0-I/O7 A0-A12 RAM (8K byte)T6963C AD0-AD12 D0-D7 Control Lines ED HSCP FR LP CDATA Because signal lines are directly connected to C-MOS and are not pull-up or pull-down internally, except RESET which is pull-up to V DD, you must guard all signals from external noise.