AM3448A

AM3448A ETC1 | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 5

Technical content

IEEE-488 Quad Bidirectional Transceiver DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION © Four independent driver/receiver pairs The Am3448A is a quad bidirectional transceiver meeting the © Three-state outputs requirement of IEEE-488 standard digital interface for pro- © High impedance inputs grammable instrumentation for the driver, receiver, and com- © Receiver hysteresis - 600mV (Typ.) posite device load. One pull-up enable input is provided for Fast Propagation Times ~ 15-20ns (Typ.) each pair of transceivers which controls the operating mode of © TTL compatible receiver outputs the driver outputs as either an open collector or active pull-up © Single +5 volt supply configuration. © Open collector driver output option with internal passive The receivers feature input hysteresis for improved noise im- pull up munity in system applications. The device bus (receiver input © Power up/power down protection (No invalid information changes fem pm ape us loading to a high impedence veut . taeue ooaing when power is remaved trom device when power is removed. In addition no spurious noise is gen- ted on the bus di -down. ‘© Required termination characteristics provided erated on the bus during power-up or power-down. ‘© Advanced Schottky processing © 100% product assurance screening to MIL-STD-883 requirements LOGIC DIAGRAM 2 * ° G ECEIVE A pec usr LD paid LD ENABLE ENABLE RECEIVE ® RECEIVE D ° 3 ° ° ORDERING INFORMATION CONNECTION DIAGRAM Top View senomes, 1) Yee Package ‘Temperature Order oataa C] aero Type Range Number puss C] [1] oatao Hermetic DIP O°C to +70°C MC3448AL PULLUP ENABLE (| 5 wus o 1 2 Molded DIP 0°C to +70°C MC3448AP INPUT A: PULL-UP ENABLE Dice 0°C to +70°C AM344BAX suse CI 1 wweurc-0 senornec. | F parac ono C] 1 genome: Note: Pin 1 is marked for orientation. LIC-448 12-4

ABSOLUTE MAXIMUM RATINGS above which the useful life may be impaired —_—a—e—reeeeeee ove wc Me usefiite may be impaired Storage Temperature 65°C to +150°C Supply Voltage 7.0V Input Voltage _ 5.5V Driver Output Current 150mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted: Am34484, Ta=O0°C1070°C = Voc MIN.= 4.76V Veg MAX. = 5.25V DC ELECTRICAL CHARACTERISTICS over operating temperature range Typ. Parameters Description Test Conditions Min. (Note1) Max. Units Bus Voltage Volts [ wous)= ama Bus Current Vieus) = 05¥ [=f | 32 | ma ; Yeo = 00 Wags) =B75V [rao Driver Characteristics _ Vics/py = 2.0V, Vinioy = 2.0, Vonoy : | Prver Output Voltage — High Lonie State Vite) = 2.0, to = -5.2mA. Volts. Vo.io) _ | Driver Output Voltage - Low Logic State | Visa) = 2.0V, louip) = 48mA 05 | Vors ; Vis/a) = 29V, Vinio) = 20V - losip) | Output Short Circuit Current Wee eov 120 Driver input Voltage — High Logic State Vucs/a) = 2.00 [20] | o5<V 27V Lio | Driver input Current — Data Pins Vusypy = Vue) = 20V Sum | -200} | 0 | HA | eco | [Yum =ssv [| 200 | Receiver Characteristics re Mum = 087 Lan ah [fe a iver Input Threshold Volts Vis/ = 0.8V, High to Low fos | so] | Receiver Output Volage ~ Low Logie State | Viis/m) = .8V, louiny = 16mA.Viays)=08V | | (| 05 | Votes | | losin) _ | Receiver Output Short Circuit Current Vus/ay = 0.8V, aus) = 2.0V [-15 [| -75 | ma | Enable, Send/Receive Characteristics Input Current - Send/Receive a 05 < Vie) <27V [Yue] pt curt - Erbe ie a [ee | a Power Supply Current [cc — lpr spy cane User Woe Assos Os [ pepeyT, Note 1. *ypical limits are at Voc = 5.0V, 25°C ambient and maximum loading. 12-2

SWITCHING CHARACTERISTICS (Vcc = 5.0V, Ta = 25°C unless otherwise noted) Parameters Description ‘Test Conditions Min. Typ. Max. Units [Siniowwnn T= PLH(D) Propagation Delay of Driver (Fig. 2) Output Low to Hig) [is | JenUio) Output High to Low ee ee a | oinaiovisti | | {eLHiR) Propagation Delay of Receiver (Fig. 1) Output Low to Hig [2] {Puy Output High to Low ee a ipwziny Loge High to Third Sato Pa | Propagation Delay Tne ~ SendReceiver to Data | Third State to Loge High pop fe, | ‘in| (Fi 4) Logie Low o Tir State rt] ‘Third State to Logic Low a 4 tenzioy Coole Hight Third Sato Cet [tezHi) | Propagation Delay Time ~ Send/Receiver to Bus Third State to Logic High = [3% | | teizioy (Fig. 3) Logic Low to Third State -— [30 tezuco) | Third State to Logic Low ~ | Pull-t - {OF FLED Tum-On Time ~ Enable to Bus (Fig. 5) | Fat Enable to Open Collector, ns PONIED Open Collector to PullUp Enable - TRUTH TABLE Senaiiec | erate |e Row | Commer a pen ols X= Dont Care PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS +o score Tourney sv ro score 20 sev ‘wu oaral eu 1v vv q ) oo soo wy Ty - on 7 our 1sv tv us. INTE @ |. y ruse Seno oesthaton [we | be sone - ~ trun = true < 5.0ns (10-90%) “Includes Jig and Probe Capacitance. Duty Cycle = 50% UC-449 Figure 1. Bus Input to Data Output (Receiver). UC-450 10 score 10 score ‘wun sov ourUn 237 iy aver wet fe oma se o @ $s ~ | sas tro mel fee | eno an cs PULSE ouTPUT 20v You = PULL-UP ENABLE ~ {= 1.0MHz tren = trHe © 5.0ns (10-90%) Includes Jig and Probe Capacitance. Duty Cycle = 50% cast Figure 2. Data Input to Bus Output (Driver). case 12-3

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS (Cont.) 6 /|—— ov PULL-UP a Ywemo) =) f= ve para [> Bus a, ourpur mich oo Zev | ge wel KC] at | roscore_ = T mg gus eyo | | coe" (INPUT) by = 10% You Sa = we @) i mist 1 + t= 1,0MHz trun = trHe = 5.0ns (10-90%) C, = 15pF (Includes Jig and Probe Capacitance) Duty Cycle = 50% uc-«83 Figure 3. Send/Receive input to Bus Output (Driver). uc-ase ro score sev ns » if ean -| = a bus. DATA a OUTPUT HIGH 0% 1.5V of o TO OPEN | ov Pm SEO! [L< 74 > trea : aw ,, ruse t= 1,0MHz tron = true = 5.0ns (10-90%) Cy = 15pF (Includes Jig and Probe Capacitance) Duty Cycle = 50% ue-4e8 Figure 4. Send/Receive Input to Data Output (Receiver). Lc-4s6 ‘ ro scope sae (PUT >” w [Le wore lee (INPUT) % “ ourpur 20v ro @ i } PULSE ~ = t= 1.0MHz trun = trae < 5.0ns (10-90%) C, = 15pF (Includes Jig and Probe Capacitance) Duty Cycle = 50% uc-457 Figure 5. Enable Input to Bus Output (Driver). uc-ass 12-4

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS (Cont) TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS TYPICAL BUS LOAD LINE so eo 2 a t : r= ; ion ae uta Be Fy Pebdpai 34, ra 8 SCOTT) : if canis 3" " meat ae ee el eC rr] yas eas ae Mo 20020 ka case TYPICAL APPLICATION [a ES | eT eat es oe rn Mill a wermument — (roun anauesa FOR EACH BUS INTERFACE) vcas0 TYPICAL MEASUREMENT SYSTEM APPLICATION a Metallization and Pad Layout oare s 2 RET ET} — son 0 See ee Siar, ede mse pre saaiso care «fies Ea eda —— 0 vara c DIE SIZE .063" X 087" 125