ADXL001 AD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

ADXL001 Preliminary Technical Data This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Rev. PrA | Page 2 of 10 TABLE OF CONTENTS

REVISION HISTORY

4/08— Preliminary Technical Data Rev A

This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Table 1. ADXL001 Specifications

This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Figure 3. Recommended Soldering Profile Table 2. Recommended Soldering Profile

This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Table 3. Absolute Maximum Ratings device. Exercise care during handling to avoid damage.

This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Figure 4. Pin Configuration Table 4. Pin Function Descriptions

1 DNC Do Not Connect

2 DNC Do Not Connect

3 COM Common

4 ST Self Test Control (Logic Input)

5 DNC Do Not Connect

6 X OUT X Axis Acceleration Output

Preliminary Technical Data ADXL001 This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Rev. PrA | Page 9 of 10 LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS CLOCK FREQUENCY SUPPLY RESPONSE In any clocked system, power supply noise near the clock frequency may have consequences at other frequencies. An internal clock typically controls the sensor excitation and the signal demodulator for micromachined accelerometers. If the power supply contains high frequency spikes, they may be demodulated and interpreted as acceleration signals. A signal appears at the difference between the noise frequency and the demodulator frequency. If the power supply noise is 100 Hz away from the demodulator clock, there will be an output term at 100 Hz. If the power supply clock is at exactly the same frequency as the accelerometer clock, the term will appear as an offset. If the difference frequency is outside the signal bandwidth, the output filter attenuates it. However, both the power supply clock and the accelerometer clock may vary with time or temperature, which can cause the interference signal to appear in the output filter bandwidth. ADXL001 addresses this issue in two ways. First, the high clock frequency, 125 kHz for the output stage, eases the task of choosing a power supply clock frequency such that the difference between it and the accelerometer clock remains well outside the filter bandwidth. Second, ADXL001 has a fully differential signal path, including a pair of electrically isolated, mechanically coupled sensors. The differential sensors eliminate most of the power supply noise before it reaches the demodulator. Good high frequency supply bypassing, such as a ceramic capacitor close to the supply pins, also minimizes the amount of interference. Clock frequency supply response (CFSR) is the ratio of the response at the output to the noise on the power supply near the accelerometer clock frequency or its harmonics. A CFSR of 0.5 means that the signal at the output is half the amplitude of the supply noise. This is analogous to power supply rejection ratio (PSRR), except that the stimulus and the response are at different frequencies. POWER SUPPLY DECOUPLING For most applications, a single 0.1 μF capacitor, CDC, adequately decouples the accelerometer from noise on the power supply. However, in some cases, particularly where noise is present at the 1 MHz internal clock frequency (or any harmonic thereof), noise on the supply can cause interference on the ADXL001 output. If additional decoupling is needed, a 50 Ω (or smaller) resistor or ferrite bead can be inserted in the supply line. Additionally, a larger bulk bypass capacitor (in the 1 μF to 4.7 μF range) can be added in parallel to C DC. ELECTROMAGNETIC INTERFERENCE The ADXL001 can be used in areas and applications with high amounts of EMI or with components susceptible to EMI emissions. The fully differential circuitry of the ADXL001 is designed to be robust to such interference. For improved EMI performance, especially in automotive applications, a 1000 pF output capacitor is recommended on the X OUT output.

This information applies to an ongoing development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. Patents pending. Figure 8. Package Dimensions Table 5. Ordering Guide registered trademarks are the property of their respective owners.