ADS805U/1K

ADS805_14 TI1 | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 19

Technical content

12-Bit, 20MHz Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

G HIGH SFDR: 74dB at 9.8MHz fIN G HIGH SNR: 68dB G LOW POWER: 300mW G LOW DLE: 0.25LSB G FLEXIBLE INPUT RANGE G OVER-RANGE INDICATOR

APPLICATIONS

G IF AND BASEBAND DIGITIZATION G COPIERS G TEST INSTRUMENTATION

DESCRIPTION

The ADS805 is a 20MHz, high dynamic range, 12-bit, pipelined Analog-to-Digital Converter ADC. This converter includes a high-bandwidth track-and-hold that gives excellent spurious performance up to and beyond the Nyquist rate. This high- bandwidth, linear track-and-hold minimizes harmonics and has low jitter, leading to excellent Signal-to-Noise Ratio (SNR) performance. The ADS805 is also pin-compatible with the 10MHz ADS804 and the 5MHz ADS803. The ADS805 provides an internal reference or an external reference can be used. The ADS805 can be programmed for a 2Vp-p input range which is the easiest to drive with a single op amp and provides the best spurious performance. Alter- natively, the 5Vp-p input range can be used for the lowest input-referred noise of 0.09LSBs rms giving superior imaging performance. There is also the capability to set the input range between 2Vp-p and 5Vp-p, either single-ended or differential. The ADS805 also provides an over-range flag that indicates when the input signal has exceeded the converter’s full-scale range. This flag can also be used to reduce the gain of the front end signal conditioning circuitry. The ADS805 employs digital error techniques to provide excellent differential linearity for demanding imaging applica- tions. Its low distortion and high SNR give the extra margin needed for communications, medical imaging, video, and test instrumentation applications. The ADS805 is available in an SSOP-28 package. 12-Bit Pipelined ADC Core Reference and Mode Select Reference Ladder and Driver Timing Circuitry Error Correction Logic 3-State OutputsT&H D11

• •• CLK+V S ADS805 VDRV OESEL REFBVREFREFT INVIN IN CM OVR ADS805 SBAS073B – JANUARY 1997 – REVISED NOVEMBER 2002 www.ti.com PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1997, Texas Instruments Incorporated Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. ADS805E

SBAS073Bwww.ti.com ABSOLUTE MAXIMUM RATINGS (1) ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Texas Instru- ments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ADS805E PARAMETER CONDITIONS MIN TYP MAX UNITS RESOLUTION 12 Bits Tested SPECIFIED TEMPERATURE RANGE –40 to +85 °C CONVERSION CHARACTERISTICS Sample Rate 10k 20M Samples/s Data Latency 6 Clk Cycles ANALOG INPUT Standard Single-Ended Input Range 1.5 3.5 V Optional Single-Ended Input Range 0 5 V Standard Common-Mode Voltage 2.5 V Standard Optional Common-Mode Voltage 1 V Input Capacitance 20 pF Analog Input Bandwidth –3dBFS Input 270 MHz DYNAMIC CHARACTERISTICS Differential Linearity Error (Largest Code Error) f = 500kHz ±0.25 ±0.75 LSB No Missing Codes Tested Spurious-Free Dynamic Range (1) f = 9.8MHz 65 74 dBFS (2) 2-Tone Intermodulation Distortion(3) f = 7.7MHz and 7.9MHz (–7dB each tone) –70 dBc Signal-to-Noise Ratio (SNR) f = 9.8MHz 63 68 dBFS Signal-to-(Noise + Distortion) (SINAD) f = 9.8MHz 62 66 dBFS Effective Number of Bits at 9.8MHz(4) 10.7 Bits Input Referred Noise 0V to 5V Input 0.09 LSBs rms 1.5V to 3.5V Input 0.23 LSBs rms Integral Nonlinearity Error f = 500kHz ±1 ±2L S B Aperture Delay Time 3n s Aperture Jitter 4 ps rms Over-Voltage Recovery Time 1.5x FS Input 2 ns Full-Scale Step Acquisition Time 20 ns

ELECTRICAL CHARACTERISTICS

At TA = full specified temperature range, VS = +5V, specified input range = 1.5V to 3.5V, and single-ended input and sampling rate = 20MHz, unless otherwise specified. NOTES: (1) Spurious-Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to full-scale. (3) 2-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the 2-tone fundamental envelope. (4) Effective SPECIFIED PACKAGE TEMPERATURE PACKAGE ORDERING TRANSPORT PRODUCT PACKAGE-LEAD DESIGNATOR (1) RANGE MARKING NUMBER (2) MEDIA, QUANTITY ADS805 SSOP-28 DB –40°C to +85°C ADS805E ADS805E Rails, 48 " """ " ADS805E/1K Tape and Reel, 1000 NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com. PACKAGE/ORDERING INFORMATION NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

SBAS073B www.ti.com ELECTRICAL CHARACTERISTICS (Cont.) At TA = full specified temperature range, VS = +5V, specified input range = 1.5V to 3.5V, and single-ended input and sampling rate = 20MHz, unless otherwise specified. ADS805E PARAMETER CONDITIONS MIN TYP MAX UNITS DIGITAL INPUTS Logic Family CMOS Compatible Convert Command Start Conversion Rising Edge of Convert Clock High Level Input Current (V IN = 5V)(5) ±100 µA Low Level Input Current (VIN = 0V) 10 µA High Level Input Voltage +3.5 V Low Level Input Voltage +1.0 V Input Capacitance 5p F DIGITAL OUTPUTS Logic Family CMOS/TTL Compatible Logic Coding Straight Offset Binary Low Output Voltage (I OL = 50µA) 0.1 V Low Output Voltage (I OL = 1.6mA) 0.4 V High Output Voltage (I OH = 50µA) +4.5 V High Output Voltage (I OH = 0.5mA) +2.4 V 3-State Enable Time OE = L 20 40 ns 3-State Disable Time OE = H 2 10 ns Output Capacitance 5p F ACCURACY (5Vp-p Input Range) fS = 2.5MHz Zero-Error (Referred to –FS) At 25 °C 0.3 ±1.5 %FS Zero-Error Drift (Referred to –FS) ±5 ppm/ °C Gain Error(6) At 25°C 0.7 ±2.0 %FS Gain Error Drift(6) ±18 ppm/ °C Gain Error(7) At 25°C 0.2 ±1.5 %FS Gain Error Drift(7) ±10 ppm/ °C Power-Supply Rejection of Gain ∆VS = ±5% 60 70 dB Reference Input Resistance 1.6 k Ω Internal Voltage Reference Tolerance (VREF = 2.5V) At 25°C ±35 mV Internal Voltage Reference Tolerance (VREF = 1.0V) At 25°C ±14 mV POWER-SUPPLY REQUIREMENTS Supply Voltage: +VS Operating +4.75 +5.0 +5.25 V Supply Current: +IS Operating 60 69 mA Power Dissipation Operating 300 345 mW Thermal Resistance, θJA SSOP-28 50 °C/W NOTES: (1) Spurious-Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to full-scale. (3) 2-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the 2-tone fundamental envelope. (4) Effective

SBAS073Bwww.ti.com

6 Clock Cycles

N – 6N – 5N – 4N – 3N – 2N – 1 N N + 1Data Out Clock Analog In N N + 1 N + 2 N + 3 N + 4 N + 5 N + 6 N + 7 PIN CONFIGURATION PIN DESIGNATOR DESCRIPTION

1 OVR Over-Range Indicator

2 B1 Data Bit 1 (D11) (MSB)

3 B2 Data Bit 2 (D10)

4 B3 Data Bit 3 (D9)

5 B4 Data Bit 4 (D8)

6 B5 Data Bit 5 (D7)

7 B6 Data Bit 6 (D6)

8 B7 Data Bit 7 (D5)

9 B8 Data Bit 8 (D4)

10 B9 Data Bit 9 (D3)

11 B10 Data Bit 10 (D2)

12 B11 Data Bit 11 (D1)

13 B12 Data Bit 12 (D0) (LSB)

14 CLK Convert Clock Input

15 OE Output Enable. H = High Impedance State. L = LOW or floating, normal operation (internal pull-down resistor). 16 +V S +5V Supply

17 GND Ground

18 SEL Input Range Select

REF Reference Voltage Select

20 REFB Bottom Reference

21 CM Common-Mode Voltage

22 REFT Top Reference

23 IN Complementary Analog Input

24 GND Ground

25 IN Analog Input (+)

26 GND Ground

28 VDRV Output Driver Voltage

SYMBOL DESCRIPTION MIN TYP MAX UNITS tCONV Convert Clock Period 50 100 µsn s tL Clock Pulse LOW 24 25 ns tH Clock Pulse HIGH 24 25 ns tD Aperture Delay 3 ns t1 Data Hold Time, CL = 0pF 3.9 ns t2 New Data Delay Time, CL = 15pF max 12 ns Top View SSOP OVR B10 B11 B12 CLK VDRV S GND IN GND IN REFT CM REFB V REF SEL GND S OE ADS805

SBAS073B www.ti.com TYPICAL CHARACTERISITCS At TA = full specified temperature range, VS = +5V, specified single-ended input range = 1.5V to 3.5V, and sampling rate = 20MHz, unless otherwise specified. SPECTRAL PERFORMANCE Frequency (MHz) Amplitude (dB) –20 –40 –60 –80 –100 –120 fIN = 500kHz SPECTRAL PERFORMANCE Frequency (MHz) Amplitude (dB) –20 –40 –60 –80 –100 –120 fIN = 9.8MHz 2-TONE INTERMODULATION DISTORTION Frequency (MHz) Magnitude (dBFS) –20 –40 –60 –80 –100 –120 0 2.5 5.0 7.5 10.0 f7 = 7.7MHz at –7dBFS f2 = 7.9MHz at –7dBFS IMD (3) = –70dBc DIFFERENTIAL LINEARITY ERROR Output Code Code Width Error (LSB) 0 1024 2048 3072 4096 fIN = 9.8MHz 1.0 0.5 –0.5 –1.0 INTEGRAL LINEARITY ERROR Output Code ILE (LSB) 0 1024 2048 3072 4096 4.0 2.0 –2.0 –4.0 fIN = 500kHz 100 SWEPT POWER SFDR SFDR (dBFS, dBc) Input Amplitude (dBFS) dBFS dBc fIN = 9.8MHz

SBAS073Bwww.ti.com TYPICAL CHARACTERISITCS (Cont.) At TA = full specified temperature range, VS = +5V, specified single-ended input range = 1.5V to 3.5V, and sampling rate = 20MHz, unless otherwise specified. DYNAMIC PERFORMANCE vs INPUT FREQUENCY SFDR, SNR (dBFS) 0.1 1 Frequency (MHz) SFDR SNR 0.6 0.4 0.2 DIFFERENTIAL LINEARITY ERROR vs TEMPERATURE DLE (LSB) –50 –25 0 25 50 75 100 Temperature (°C) fIN = 9.8MHz fIN = 500kHz SPURIOUS-FREE DYNAMIC RANGE vs TEMPERATURE SFDR (dBFS) –50 –25 0 25 50 100 75 Temperature (°C) fIN = 500kHz fIN = 9.8MHz SIGNAL-TO-NOISE RATIO vs TEMPERATURE SNR (dBFS) –50 –25 0 25 50 75 100 Temperature (°C) fIN = 9.8MHz fIN = 500kHz SIGNAL-TO-(NOISE + DISTORTION) vs TEMPERATURE SINAD (dBFS) –50 –25 0 25 50 75 100 Temperature (°C) fIN = 9.8MHz fIN = 500kHz 305 300 295 290 POWER DISSIPATION vs TEMPERATURE Power (mW) –50 –25 0 25 50 100 75 Temperature (°C)

SBAS073B www.ti.com TYPICAL CHARACTERISITCS (Cont.) At TA = full specified temperature range, VS = +5V, specified single-ended input range = 1.5V to 3.5V, and sampling rate = 20MHz, unless otherwise specified. 800k 600k 400k 200k OUTPUT NOISE HISTOGRAM (DC Input) Counts N – 2N – 1 N N + 1 N + 2 Code 800k 600k 400k 200k OUTPUT NOISE HISTOGRAM (DC Input, V IN = 5Vp-p Range) Counts N – 2N – 1 N N + 1 N + 2 Code –20 –40 –60 –80 –100 –120 UNDERSAMPLING (Differential Input, 2Vp-p) Magnitude (dB) Frequency (MHz) fS = 20MHz fIN = 41MHz SNR = 63.2dBFS SFDR = 76.3dBFS

www.ti.com 8-Nov-2014 Addendum-Page 1 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp (°C) Device Marking (4/5) Samples ADS805E ACTIVE SSOP DB 28 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS805E ADS805E/1K ACTIVE SSOP DB 28 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS805E ADS805E/1KG4 ACTIVE SSOP DB 28 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS805E ADS805EG4 ACTIVE SSOP DB 28 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS805E ADS805U OBSOLETE SOIC DW 28 TBD Call TI Call TI -40 to 85 ADS805U/1K OBSOLETE SOIC DW 28 TBD Call TI Call TI -40 to 85 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

www.ti.com 8-Nov-2014 Addendum-Page 2 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) (mm) (mm) (mm) (mm) W (mm) Pin1 Quadrant PACKAGE MATERIALS INFORMATION www.ti.com 31-May-2013 Pack Materials-Page 1

*All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ADS805E/1K SSOP DB 28 1000 367.0 367.0 38.0 PACKAGE MATERIALS INFORMATION www.ti.com 31-May-2013 Pack Materials-Page 2

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 4040065 /E 12/01

28 PINS SHOWN

8,20 7,40 0,55 0,95 0,25 12,90 12,30 10,50 8,50 Seating Plane 9,907,90 10,50 9,90 0,38 5,60 5,00 0,22 A 2016 6,506,50 0,05 MIN 5,905,90 DIM A MAX A MIN PINS ** 2,00 MAX 6,90 7,50 0,65 M0,15 0°–/C02578° 0,10 0,09 0,25 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic”are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated