DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

Rev. A | Page 2 of 12 TABLE OF CONTENTS

REVISION HISTORY

4/08—Rev. 0 to Rev. A 8/02—Revision 0: Initial Version

Rev. A | Page 3 of 12 SPECIFICATIONS VDD = 5 V ± 10%, GND = 0 V; TA = −40°C to +125°C, unless otherwise noted. Table 1. Parameter 25°C −40°C to +85°C −40°C to +125°C

1 Unit Test Conditions/Comments

Analog Signal Range 0 V to VDD V On Resistance (RON) 0.5 Ω typ VS = 0 V to VDD, IS = 100 mA, see Figure 17 0.6 0.7 0.8 Ω max On Resistance Match Between 0.16 Ω typ VS = 0 V to VDD, IS = 100 mA Channels (ΔRON) 0.2 0.25 0.28 Ω max On Resistance Flatness (RFLAT(ON)) 0.15 Ω typ VS = 0 V to VDD, IS = 100 mA 0.23 0.26 0.3 Ω max LEAKAGE CURRENTS VDD = 5.5 V Source Off Leakage, IS (Off ) ±0.01 nA typ VS = 4.5 V/1 V, VD = 1 V/4.5 V, see Figure 18 ±0.25 ±3 ±25 nA max Drain Off Leakage, ID (Off ) ±0.01 nA typ VS = 4.5 V/1 V, VD = 1 V/4.5 V, see Figure 18 ±0.25 ±3 ±25 nA max Channel On Leakage, ID, IS (On) ±0.01 nA typ VS = VD = 1 V, or VS = VD = 4.5 V, see Figure 19 ±0.25 ±3 ±25 nA max DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current IINL or IINH 0.005 μA typ VIN = VINL or VINH ±0.1 μA max Digital Input Capacitance, CIN 4 pF typ DYNAMIC CHARACTERISTICS2 tON 33 ns typ RL = 50 Ω, CL = 35 pF, VS = 3 V, see Figure 20 45 48 52 ns max tOFF 11 ns typ RL = 50 Ω, CL = 35 pF, VS = 3 V, see Figure 20 16 19 21 ns max Break-Before-Make Time Delay, tBBM 32 ns typ RL = 50 Ω, CL = 35 pF, VS1 = VS2 = 3 V, (ADG823 Only) 1 ns min see Figure 21 Charge Injection 15 pC typ VS = 2.5 V; RS = 0 Ω, CL = 1 nF, see Figure 22 Off Isolation −52 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 23 Channel-to-Channel Crosstalk −82 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 24 Bandwidth −3 dB 24 MHz typ RL = 50 Ω, CL = 5 pF, see Figure 25 CS (Off ) 85 pF typ f = 1 MHz CD (Off ) 98 pF typ f = 1 MHz CD, CS (On) 230 pF typ f = 1 MHz POWER REQUIREMENTS VDD = 5.5 V, digital inputs = 0 V or 5.5 V IDD 0.001 μA typ 1.0 2.0 μA max 1 On resistance parameters tested with IS = 10 mA. 2 Guaranteed by design, not subject to production test.

Rev. A | Page 4 of 12 VDD = 2.7 V to 3.6 V , GND = 0 V , TA = −40°C to +125°C, unless otherwise noted. Table 2. Parameter 25°C −40°C to +85°C −40°C to +125°C Analog Signal Range 0 V to VDD V On Resistance (RON) 0.7 Ω typ VS = 0 V to VDD, IS = 100 mA, see Figure 17 1.4 1.5 1.6 Ω max On Resistance Match Between 0.16 Ω typ VS = 0 V to VDD, IS = 100 mA Channels (ΔRON) 0.2 0.25 0.28 Ω max On Resistance Flatness (RFLAT(ON)) 0.3 0.33 Ω typ VS = 0 V to VDD, IS = 100 mA LEAKAGE CURRENTS VDD = 3.6 V Source Off Leakage, IS (Off ) ±0.01 nA typ VS = 3.3 V/1 V, VD = 1 V/3.3 V, see Figure 18 ±0.25 ±3 ±15 nA max Drain Off Leakage, ID (Off ) ±0.01 nA typ VS = 3.3 V/1 V, VD = 1 V/3.3 V, see Figure 18 ±0.25 ±3 ±25 nA max Channel On Leakage, ID, IS (On) ±0.01 nA typ VS = VD = 1 V, or 3.3 V, see Figure 19 ±0.25 ±3 ±25 nA max DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current IINL or IINH 0.005 μA typ VIN = VINL or VINH ±0.1 μA max Digital Input Capacitance, CIN 4 pF typ DYNAMIC CHARACTERISTICS2 tON 48 ns typ RL = 50 Ω, CL = 35 pF, VS = 1.5 V, see Figure 20 67 74 78 ns max tOFF 12 ns typ RL = 50 Ω, CL = 35 pF, VS = 1.5 V, see Figure 20 18 20 23 ns max Break-Before-Make Time Delay, tBBM 40 ns typ RL = 50 Ω, CL = 35 pF, VS1 = VS2 = 1.5 V, (ADG823 Only) 1 ns min see Figure 21 Charge Injection ±2 pC typ VS = 1.5 V; RS = 0 Ω, CL = 1 nF, see Figure 22 Off Isolation −52 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 23 Channel-to-Channel Crosstalk −82 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 24 Bandwidth −3 dB 24 MHz typ RL = 50 Ω, CL = 5 pF, see Figure 25 CS (Off ) 85 pF typ f = 1 MHz CD (Off ) 98 pF typ f = 1 MHz CD, CS (On) 230 pF typ f = 1 MHz POWER REQUIREMENTS VDD = 3.6 V, digital inputs = 0 V or 3.6 V IDD 0.001 μA typ 1.0 2.0 μA max 1 On resistance parameters tested with IS = 10 mA. 2 Guaranteed by design, not subject to production test.

TA = 25°C, unless otherwise noted. limited to the maximum ratings given. Table 4. Truth Table for the ADG821/ADG822 Table 5. Truth Table for the ADG823

Figure 4. Pin Configuration Table 6. Pin Function Descriptions 1 S1 Source Terminal. This pin can be an input or output. 2 D1 Drain Terminal. This pin can be an input or output. 4 GND Ground (0 V) Reference. 5 S2 Source Terminal. This pin can be an input or output. 6 D2 Drain Terminal. This pin can be an input or output. 8 V DD Most Positive Power Supply Potential.

Rev. A | Page 11 of 12 TERMINOLOGY VDD Most positive power supply potential. GND Ground (0 V) reference. IDD Positive supply current. S Source terminal. May be an input or output. D Drain terminal. May be an input or output. IN Logic control input. R ON Ohmic resistance between Terminal D and Terminal S. ΔR ON On resistance match between any two channels (that is, RON max − RON min). RFLAT(ON) Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. I S (Off) Source leakage current with the switch off. I D (Off) Drain leakage current with the switch off. ID, IS (On) Channel leakage current with the switch on. V D, VS Analog voltage on Terminal D and Terminal S. V INL Maximum input voltage for Logic 0. V INH Minimum input voltage for Logic 1. IINL (IINH) Input current of the digital input. C S (Off) Off switch source capacitance. C D (Off) Off switch drain capacitance. C D, CS (On) On switch capacitance. t ON Delay between applying the digital control input and the output switching on. tOFF Delay between applying the digital control input and the output switching off. tBBM Off time or on time measured between the 90% points of both switches, when switching from one address state to another. Charge Injection Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching. Crosstalk Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Off Isolation A measure of unwanted signal coupling through an off switch. Bandwidth The frequency at which the output is attenuated by −3 dBs. On Response The frequency response of the on switch. Insertion Loss The loss due to the on resistance of the switch.

0.65 BSC

1.10 MAX

Figure 26. 8-Lead Mini Small Outline Package [MSOP] 1 Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked. registered trademarks are the prop erty of their respective owners.