ADG1311 AD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

±15 V/12 V Quad SPST Switches ADG1311/ADG1312/ADG1313 Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved. FEATURES FUNCTIONAL BLOCK DIAGRAM IN1 IN2 IN3 IN4 ADG1311 SWITCHES SHOWN FOR A LOGIC 1 INPUT IN1 IN2 IN3 IN4 ADG1312 IN1 IN2 IN3 IN4 ADG1313 05676-001

33 V supply range

Fully specified at +12 V, ±15 V 130 Ω on resistance No VL supply required

3 V logic-compatible inputs

16-lead TSSOP and 16-lead SOIC Typical power consumption: <0.03 μW

APPLICATIONS

Figure 1. Communication systems

  1. 3 V logic-compatible digital inputs: VIH = 2.0 V , VIL = 0.8 V . The ADG1311/ADG1312/ADG1313 are monolithic CMOS
  2. No VL logic power supply required.
  3. 16-lead TSSOP and SOIC packages.

ADG1312 differ only in that the digital control logic is inverted. priate control input, while Logic 1 is required for the ADG1312. to the ADG1311; the logic is inverted on the other two switches. use in multiplexer applications. off condition, signal levels up to the supplies are blocked.

Rev. 0 | Page 2 of 12 TABLE OF CONTENTS

REVISION HISTORY

10/05—Revision 0: Initial Version

Rev. 0 | Page 3 of 12 SPECIFICATIONS DUAL SUPPLY VDD = 15 V ± 10%, VSS = −15 V± 10%, GND = 0 V , unless otherwise noted. Table 1. Y Version1 Parameter 25°C −40°C to +105°C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance (RON) 130 230 Ω typ VS = ±10 V, IS = −1 mA; Figure 10 200 Ω max VDD = +13.5 V, VSS = −13.5 V On Resistance Match Between Channels (∆RON) 5 Ω typ VS = ±10 V, IS = −1 mA 10 Ω max On Resistance Flatness (RFLAT(ON)) 25 Ω typ VS = −5 V/0 V/+5 V; IS = −1 mA 65 Ω max LEAKAGE CURRENTS VDD = +16.5 V, VSS = −16.5 V Source Off Leakage, IS (Off ) ±10 nA typ VS = ±10 V, VD = ∓10 V; Figure 11 Drain Off Leakage, ID (Off ) ±10 nA typ VS = ±10V, VD = ∓10 V; Figure 11 Channel On Leakage, ID, IS (On) ±10 nA typ VS = VD = ±10 V; Figure 12 DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH 0.005 μA typ VIN = VINL or VINH ±0.1 μA max Digital Input Capacitance, CIN 2.5 pF typ DYNAMIC CHARACTERISTICS2 tON 105 ns typ RL = 300 Ω, CL = 35 pF 125 180 ns max VS = +10 V; Figure 13 tOFF 40 ns typ RL = 300 Ω, CL = 35 pF 50 60 ns max VS = +10 V; Figure 13 Break-Before-Make Time Delay, tD 25 ns typ RL = 300 Ω, CL = 35 pF (ADG1313 Only) 10 ns min VS1 = VS2 = 10 V; Figure 14 Charge Injection 2 pC typ VS = 0 V, RS = 0 Ω, CL = 1 nF; Figure 15 Off Isolation 80 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; Figure 16 Channel-to-Channel Crosstalk 90 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; Figure 17 −3 dB Bandwidth 600 MHz typ RL = 50 Ω, CL = 5 pF; Figure 18 CS (Off ) 5 pF typ CD (Off ) 5 pF typ CD, CS (On) 10 pF typ POWER REQUIREMENTS VDD = +16.5 V, VSS = −16.5 V IDD 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max IDD 220 μA typ Digital inputs = 5 V 320 μA max ISS 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max ISS 0.001 μA typ Digital inputs = 5 V 1.0 μA max 1 Temperature range for Y Version is −40°C to +105°C. 2 Guaranteed by design, not subject to production test.

Rev. 0 | Page 4 of 12 SINGLE SUPPLY VDD = 12 V ± 10%, VSS = 0 V , GND = 0 V , unless otherwise noted. Table 2. Y Version1 Parameter 25°C −40°C to +105°C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range 0 V to VDD V On Resistance (RON) 325 520 Ω typ VS = 0 V − 10 V, IS = −1 mA; Figure 10 500 Ω max VDD = 10.8 V, VSS = 0 V On Resistance Match Between Channels (∆RON) 10 Ω typ VS = 0 V − 10 V, IS = −1 mA 15 Ω max On Resistance Flatness (RFLAT(ON)) 65 Ω typ VS = +3 V/+6 V/+9 V, IS = −1 mA LEAKAGE CURRENTS VDD = 13.2 V, VSS = 0 V Source Off Leakage, IS (Off ) ±10 nA typ VS = +1 V/+10 V, VD = +10 V/+1 V; Figure 11 Drain Off Leakage, ID (Off ) ±10 nA typ VS = +1 V/+10 V, VD = +10 V/+1 V Figure 11 Channel On Leakage, ID, IS (On) ±10 nA typ VS = VD = +1 V or +10 V; Figure 12 DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH 0.001 μA typ VIN = VINL or VINH ±0.1 μA max Digital Input Capacitance, CIN 3 pF typ DYNAMIC CHARACTERISTICS2 tON 120 ns typ RL = 300 Ω, CL = 35 pF 155 210 ns max VS = 8 V; Figure 13 tOFF 45 ns typ RL = 300 Ω, CL = 35 pF 65 80 ns max VS = 8 V; Figure 13 Break-Before-Make Time Delay, tD 50 ns typ RL = 300 Ω, CL = 35 pF (ADG1313 Only) 10 ns min VS1 = VS2 = 8 V; Figure 14 Charge Injection 2 pC typ VS = 6 V, RS = 0 Ω, CL = 1 nF; Figure 15 Off Isolation 80 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; Figure 16 Channel-to-Channel Crosstalk 90 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; Figure 17 −3 dB Bandwidth 500 MHz typ RL = 50 Ω, CL = 5 pF; Figure 18 CS (Off ) 5 pF typ CD (Off ) 5 pF typ CD, CS (On) 10 pF typ POWER REQUIREMENTS VDD = 13.2 V IDD 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max IDD 220 μA typ Digital inputs = 5 V 320 μA max 1 Temperature range for Y Version is −40°C to +105°C. 2 Guaranteed by design, not subject to production test.

Table 4. ADG1311/ADG1312 Truth Table Table 5. ADG1313 Truth Table Operating Temperature Range

0 Off On Storage Temperature Range −65°C to +150°C

1 On Off Junction Temperature 150°C

limited to the maximum ratings given. degradation or loss of functionality.

Figure 2. SOIC/TSSOP Pin Configuration Table 6. Pin Function Descriptions 2 D1 Drain Terminal. Can be an input or output. 3 S1 Source Terminal. Can be an input or output. 4 VSS Most Negative Power Supply Potential. 5 GND Ground (0 V) Reference. 6 S4 Source Terminal. Can be an input or output. 7 D4 Drain Terminal. Can be an input or output. 10 D3 Drain Terminal. Can be an input or output. 11 S3 Source Terminal. Can be an input or output. 13 VDD Most Positive Power Supply Potential. 14 S2 Source Terminal. Can be an input or output. 15 D2 Drain Terminal. Can be an input or output.

Figure 9. Crosstalk vs. Frequency