ADCDS-1403 CANDD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 9

Technical content

32, 33 7, 35, 37 DATA VALID DIGITAL GROUND ANALOG GROUND START CONVERT BIT 1 (MSB) BIT 14 (LSB) OUT-OF-RANGE +2.4V REFERENCE OUTPUT +12VA –5VA +5VA +5VD TIMING AND CONTROL SAMPLING A/D NON-INVERTING INPUT 523 0.01µF FINE GAIN ADJUST INPUT AMPLIFIER 30 31 CORRELATED DOUBLE SAMPLER AØ

FEATURES

3MPPS throughput rate (14-bits) Functionally complete Very low noise Excellent Signal-to-Noise ratio Edge triggered Small, 40-pin, TDIP package Low power, 500mW typical Low cost Programmable Analog Bandwidth GENERAL DESCRIPTION The ADCDS-1403 is an application-specific video signal processor designed for electronic-imaging applications that employ CCD's (charge coupled devices) as their photodetector. The ADCDS-1403 incorporates a "user configurable" input amplifier, a CDS (correlated double sampler) and a sampling A/D converter in a single package, providing the user with a complete, high performance, low- cost, low-power, integrated solution. The key to the ADCDS-1403's performance is a unique, high- speed, high-accuracy CDS circuit, which eliminates the effects of residual charge, charge injection and "kT/C" noise on the CCD's output floating capacitor, producing a "valid video" output signal. The ADCDS-1403 digitizes this resultant "valid video" signal using a high-speed, low-noise sampling A/D converter. The ADCDS-1403 requires only the rising edge of start convert pulse to initiate its conversion process. Additional features of the ADCDS-1403 include gain adjust, offset adjust, precision +2.4V reference, and a programmable analog bandwidth function. Figure 1. ADCDS-1403 Functional Block Diagram

MIN. TYP. MAX. UNITS Input Voltage Range (externally configurable) 0.350 2.8 Volts p-p Input Resistance 5000 Ohm Input Capacitance pF DIGITAL INPUTS Logic Levels Logic 1 +3.5 Volts Logic 0 +.80 Volts Logic Loading Logic 1 +10 uA Logic 0 –10 uA DIGITAL OUTPUTS Logic Levels Logic 1 (IOH = .5ma) +2.4 Volts Logic 1 (IOH = 50µa) +4.5 Volts Logic 0 (IOL = 1.6ma) +0.4 Volts Logic 0 (IOL = 50ua) +0.1 Volts Internal Reference Voltage (Fine gain adjust pin (1) grounded) +25°C 2.35 2.4 2.45 Volts 0 to 70°C 2.35 2.4 2.45 Volts –55 to +125°C 2.35 2.4 2.45 Volts External Current 1.0 mA STATIC PERFORMANCE Differential Nonlinearity (Histogram, 98kHz) +25°C –0.90 ±0.5 +.90 LSB 0 to 70°C –0.90 ±0.5 +.90 LSB –55 to +125°C –1.0 ±0.6 +1.0 LSB Integral Nonlinearity +25°C ±2.5 LSB 0 to 70°C ±2.5 LSB –55 to +125°C ±2.5 LSB Guaranteed No Missing Codes 0 to 70°C LSB –55 to +125°C LSB DC Noise +25°C 1.0 1.6 LSB 0 to 70°C 1.0 2.0 LSB –55 to +125°C 1.25 2.5 LSB Offset Error +25°C ±0.6 ±1.25 %FSR 0 to 70°C ±0.6 ±1.25 %FSR –55 to +125°C ±0.6 ±1.45 %FSR Gain Error +25°C ±1.00 ±2.8 %FSR 0 to 70°C ±1.35 ±2.8 %FSR –55 to +125°C ±1.35 ±2.8 %FSR PARAMETERS MIN. TYP. MAX. UNITS +12V Supply (Pin 32) +14 Volts –5V Supply (Pin 31) –0.3 +6.5 Volts +5V Supply (Pin 28, 29) –6.5 Volts Digital Input (Pin 23, 24) –0.3 Vdd+0.3V Volts Analog Input (Pin 3,4,5) Volts Lead Temperature (10 seconds) 300 ABSOLUTE MAXIMUM RATINGS FUNCTIONAL SPECIFICATIONS The following specifications apply over the operating temperature range, under the following conditions: Vcc=+12V, +Vdd=+5V, Vee=–5V, fin=98KHz, sample rate=3MHz. DYNAMIC PERFORMANCE MIN. TYP. MAX. UNITS Reference Hold Aquisition Time 100 ns Droop @ +25°C mV/us @ –55 to +125°C 100 mV/us Peak Harmonic (SFDR) (CDD-IN, input on pin (3) Input @ 98kHz) @ +25 °C –76 dB @ 0 to +70°C –76 dB @ –55 to +125°C –74 dB Peak Harmonic (SFDR) (Input on pin (5) Input @ 98kHz) @ +25 °C –76 dB @ 0 to +70°C –76 dB @ –55 to +125°C –74 dB Total Harmonic Distortion (CDD-IN, input on pin (3) Input @ 98kHz) @ +25 °C –75 dB @ 0 to +70°C –75 dB @ –55 to +125°C –74 dB (Input on pin (5) Input @ 98kHz) @ +25 °C –76 dB @ 0 to +70°C –76 dB @ –55 to +125°C –74 dB Signal-to-Noise Ratio Without Distortion (CDD-IN, input on pin (3) Input @ 98kHz) @ +25 °C dB @ 0 to +70°C dB @ –55 to +125°C dB (Input on pin (5) Input @ 98kHz) @ +25 °C dB @ 0 to +70°C dB @ –55 to +125°C dB Signal-to-Noise Ratio With Distortion (CDD-IN, input on pin (3) Input @ 98kHz) @ +25 °C dB @ 0 to +70°C dB @ –55 to +125°C dB (Input on pin (5) Input @ 98kHz) @ +25 °C dB @ 0 to +70°C dB @ –55 to +125°C dB SIGNAL TIMING Conversion Rate –55 to +125°C MHz Conversion Time 200 nsec Start Convert Pulse Width 150 nsec POWER REQUIREMENTS Power Supply Range +12V Supply +11.4 +12.0 +12.6 Volts +5V Supply +4.75 +5.0 +5.25 Volts –5V Supply –4.75 –5.0 –5.25 Volts

Table 1. Out-of-Range Conditions Table 2. Output Coding level and VOUT should not exceed ±2.8V DC.

1 LSB

ADCDS-1403's input amplifier's VOUT). Figure 11. for details). Applications not requiring the maximum bandwidth at the possible expense of noise performance. CDS output "settling time" needed for a particular application. scale input step, to 14-bit accuracy, in a single conversion. bandwidths for the ADCDS-1403's input stage (See Table 3. Figure 8. Overrange/ Underrange Circuit both of these signals having a common pipeline delay. can be performed for both the gain and offset errors.

Table 3. Programmable Analog Bandwidth Figure 9. ADCDS-1403 Connection Diagram transients to the desired accuracy (user defined).

Figure 11. ADCDS-1403 Timing Diagram Figure 10. Reference Hold Timing single start convert (Pin 25) signal.

5 E :

MECHANICAL DIMENSIONS INCHES (mm)

ORDERING INFORMATION

0 to 70°C TDIP ADCDS-1403EX –55 to 125°C TDIP DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356 Internet: www.datel.com Email: sales@datel.com DATEL makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice. The DATEL logo is a registered DATEL, Inc. trademark. DATEL (UK) LTD. Tadley, England Tel: (01256)-880444 DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 01-34-60-01-01 DATEL GmbH Munchen, Germany Tel: 89-544334-0 DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-354-2025 DS-332A ISO 9001 ISO 9001 ADCDS-1403 # # $ % & ' ( ! " # $ % & ' ( )