AD362 AD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

16 Single-Endedor8 DifferentialChannels with Switchable

True 12-BitPrecision:NonlinearityQO.005% High Speed: 1OilSAcquisitionTime to 0.01% Complete and Calibrated:No Additional PartsRequired Small,Reliable:32 Pin Hermetic Metal DIP Versatile:Simple Interfaceto Popular Analog to Digital Converters High DifferentialInput Impedance (101°0) and Common Mode Rejection (8OdB) FullyProtectedMultiplexerInputs PRODUCT DESCRIPTION The AD362 isa complete, precision16-channeldata acquisi- tionsystem analoginput sectioninhybrid integratedcircuit form. Large-scalelinearintegratedcircuitry,thick-and thin- filmtechnology and activelasertrimming givesthe AD362 extensiveapplicationsversatilityalongwith full12-bit accuracy. The AD362 containstwo 9-channelmultiplexers,a differential amplifier,a sample-and-holdwith high-speedoutput amplifier, a channel addresslatchand controllogic.The multiplexersmay be connected to the differentialamplifierineitheran 8-chan- neldifferentialor 16-channelsingle-endedconfiguration.A unique featUreof the AD362 isan internaluser-controllable analogswitch thatconnects the multiplexersineithera single- ended or differentialmode. This allowsa singledeviceto per- form ineithermode without hard-wireprogramming and per- mits a mixtUre of single-endedand differentialsourcesto be interfacedby dynamically switchingthe inputmode control. The sample-and-holdmode controlisdesignedto connect direcdy to the "StatUs"output of an analogto digitalcon- verterso thata convertcommand to the ADC willautomati- callyput the sample-and-holdintothe "Hold" mode. A precisionhold capacitorisincludedwith each AD362. The AD362 output amplifieriscapableof drivingthe unbuffered analoginputof most high-speed,12-bitsuccessive-approxima- tionADCs. Interfaceisthereby reduced to two simple con- nectionswith no additionalcomponents required. When used with a 12-bit,2S-microsecond ADC such asthe ADS72, ADS74 or AD ADC80, system throughput rateisas highas30kHz atfullratedaccuracy.The AD362KD isspecified foroperationover a 0 to +70°C temperatUre range while the Information furnishedby Analog Devices is believedto be accurate and reliable.However, no responsibilityisassumed by Analog Devices for itsuse;nor forany infringementsof parentsor other rightsof third partieswhich may resultfrom itsuse.No licenseisgrantedby implica- tion or otherwiseunder any patentor patent rightsof Analog Devices. PrecisionSample-and-Hold with16-ChannelMultiplexer. III AD362SD operatestospecificationfrom -55°C to+ 125°C. Processingto MIL-STD-883 ,ClassB isavailablefor the AD362SD. Both gradesarepackaged ina hermetic,elec- trostaticallyshielded32-pinmetal dual-in-linepackage. PRODUCT HIGHLIGHTS 1. The AD362, when used with a precisionanalog to digital converter,forms a complete, accurate,high-speeddata acquisitionsystem. 2. The 16-inputchannelsmay be configuredinsingle-ended, differentialor a mixtUre of both modes. Mode switchingis provided by a user-controllableinternalanalog switch. 3. Multiplexers,differentialamplifier,sample-and-holdand high-speedoutput bufferprovide complete analog inter- facingcapabilities. 4. Internalchannel addresslatchesareprovided to facilitate interfacingthe AD362 to data,addressor controlbuses. 5. Allgradesof the AD362 arehermeticallysealedin rugged metal DIP packages. 6. A precisionhold capacitorisprovided with each AD362. 7. The AD362SD isspecifiedover the entiremilitarytem- peratUrerange,-55°C to +12SoC. Processingto MIL-STD- 883, ClassB isavailable. Route 1 IndustrialPark;P.O. Box 280; Norwood, Mass.02062 Tel:617/329-4700 TWX: 710/394-6577 West Coast Mid-West Texas 714/842-1717 312/894-3300 214/231.5094 --- - OBSOLETE

Input Voltage Range, Linear Tmin to Tmax Input (Bias)Current,Per Channel Input Impedance On Channel. Off Channel Input FaultCurrent (Power Off or On) Common Mode Rejection DifferentialMode Mux Crosstalk(Interchannel, Any Off Channel to Any On Channel) -80dB max (-90dB typ) @ 1kHz, 20V p-p Offset,ChanneltoChannel :t2.SmVmIX ACCURACY Gain Error,Tmin to Tmax OffsetError,Tmin to Tmax LinearityError Tmin to Tmax Noise Error Tmin to Tmax SPECIFICATIONS MODEL ANALOG INPUTS Number of Inputs (typical@ +25°C,:t15V and+5V with2000pF holdcapacitorasprovided unlessotherwisenoted) AD362KD AD362SD/AD362SD-883BI

16 Single-Endedor 8 Differential

(ElectronicallySelectable) .t* :tIOV min :tSOnA max IOl0n, IOOpF 1010 n, IOpF 20mA, max, InternallyLimited 70dB min (80dB typ) @ 1kHz, 20V pop * :to.02% FSR, max :t4mV :to.005% max :to.Ol% max ImV pop,0.1 to IMHz, mIX 2m V p-p,0.1 to 1MHz, mIX TEMPERATURE COEFFICIENTS Gain,Tmillto Tmax Offset,:tlOV Range, Tmin to Tmax SAMPLE AND HOLD DYNAMICS ApertUre Delay Aperture Uncertainty AcquisitionTime, for 20V Step to :to.01% of FinalValue Feedthrough Droop Rate DIGIT AL INPUT SIGNALS2 Input Channel Select(Pins28-31) Channel SelectLatch (Pin 32) SingleEnded/Differential Mode Select(Pin 1) Sample and Hold Command (Pin 13) :t4ppm/C max :t2ppm/ C max :t2ppm/ C max :t1.Sppm/oC mIX lOOns max (SOns typ) SOOps mIX (lOOps typ) 8 ~ 18J.LSmax (lO~s typ) -70dB max (-80dB typ) @ 1kHz 2mV/ms max (lmV/ms typ) 4-BitBinary,Channel Address lLS TTL Load "I ": Latch Transparent "0": Latched 8LS TTL Loads "0": Single-EndedMode "I ": DifferentialMode 3TTL Loads "0": Sample Mode "I ": Hold Mode 1TTL Load POWER REQUIREMENTS Supply Voltages/Currents * Total Power Dissipation TEMPERATURE RANGE Specification Storage NOTES: 1 The AD362 isavailablefull;'processedand screenedto the requirementsof MIL-STD-883, ClassB. A complete listof testsisgivenon page 3.When ordering,specify"AD362SD/883B". 2 One TTL Load isdefmed as IlL =-1.6mA mIX @ VIL =O.4V, IB-I=40I1A mIX @ VB-I =2.4V. One LSTTL Load isdefined as IIL=~.36rnA max@ VIL=O.4V,lrn=20I1A max@ Vrn=2.7V. 3AD362KD External Hold Capacitor islimited to +8SoC; AD362 device itselfmay be stored at up to +lS0°C. Specifications subject to change without notice. +ISV, :!:S%@ 30mA mix -ISV, :!:S%@ 30mA mix +SV, :tS% @ 40mA mix

1.1 Watts mix

-SSoC to +8S0C3 -SSoC to +12SoC -SSoC to +IS0°C 8 ~ -2- - - OBSOLETE

t ABSOLUTE MAXIMUM RATINGS (ALL MODELS) +V,DigitaISupply +5.5V +V, Analog Supply +16V I -V, Analog Supply -16V ! VIN, Signal :tV, Analog Supply iVlN, Digital 0 to +V, Digital Supply , AcND to DGND :t1V PROCESSING FOR HIGH RELIABILITY STANDARD PROCESSING As part of the standard manufacturing procedure, allmodels of rhe AD362 receivethe followingprocessing: PROCESS CONDITIONS 1) 100% pre-cap Visual Inspection 2) StabilizationBake In-houseCriteria 3) Seal Test,Gross Leak 4) Operating Bum-In 24 hours @ +lS0°C Method 1014 Test Condition C 24 hours@+12SoC PROCESSING TO MIL-STD-883 t All models of AD362 ordered to the requirements of MIL-STD-883. Method 5008 are identifiedwith a /883B suffixand receivethe followingprocessing: PROCESS CONDITIONS 1) 100% pre-cap Visual Inspection 2) StabilizationBake 2017.1 1008, 24 hours @ +lS0°C 1010, Test Condition C, 10 cycles, -65°C to +lS0°C 2001, VI Plane,1000G Visable Damage 1015, Test Condition B 160 hours @ +12SoC 1014, Test Condition A, 5 x 10-7std cc/sec 1014, Condition C Per Data Sheet 3) Temperature Cycle 4) Constant Acceleration 5) Visual Inspection 6) Operating Burn-In 7) SealTest: Fine Leak Gross Leak 8) Final ElectricalTest 9) External Visual Inspection 2009 , ---- Pin Number Function , 3 I 4 I 5I 6 i 7 1 8 ~ 9I 110 I I i l AD362 ORDERING GUIDE Single-End/DifferentialMode Select "0": Single-EndedMode "1": DifferentialMode DigitalGround PositiveDigitalPower Supply, +5V "High" Analog Input,Channel 7 "High" Analog Input,Channel 6 "High" Analog Input,Channel 5 "High" Analog Input,Channel 4 "High" Analog Input,Channel 3 "High" Analog Input,Channel 2 "High" Analog Input,Channell "High" Analog Input,Channel 0 Hold Capacitor(Provided) Sample-Hold Command "0": Sample Mode "1": Hold Mode Normally Connected to ADC StatUs OffsetAdjust (See Figure 5) OffsetAdjust (See Figure 5) Analog Output Normally Connected to ADC "Analog In': Analog Ground "High" ("Low") Analog Input,Channel 15 (7) "High" ("Low") Analog Input,Channel 14 (6) NegativeAnalog Power Supply, -15V PositiveAnalog Power Supply, +15V "High" ("Low") Analog Input,Channel 13 (5) "High" ("Low") Analog Input,Channel 12 (4) "High" ("Low") Analog Input,Channel 11 (3) "High" ("Low") Analog Input,Channel 10 (2) "High" ("Low") Analog Input,Channel 9 (1) "High" ("Low") Analog Input,Channel 8 (0) Input Channel Select,Address BitAE Input Channel Select,Address BitAO Input Channel Select,Address BitAl Input Channel Select,Address BitA2 Input Channel SelectLatch "0": Latched "1": Latch Transparent NOTE: D Suffix = Dual-In-Line package designator. -3- Specification Max Gain Prices Model Temp Range TC (1-24) (25-99) (100+) AD362KD 0 to +70°C :t4ppm/C $160.00 $139.50 $119.50 AD362SD -55°C to +125°C :t2ppm/ C $295.00 $270.00 $230.00 AD362SD/ -55°C to +125°C :t2ppm/C $365.00 $330.00 $280.00 883B --- OBSOLETE

  1. The appropriateChannel SelectAddress islatchedintothe
  2. A Convert Startcommand isissuedto the ADC which, in
  3. The ADC Statuscontrolsthe sample-and-hold.When the

ADC is"busy", thesample-and-holdisintheHold mode.

  1. The ADC goes intoitsconversionroutine.Since the sample-
  2. The ADC indicatescompletion of itsconversionby return-
  3. Ifthe inputsignalhas changed full-scale(differentchannels

input to sufficientaccuracy for 12-bitconversion.

  1. The sample-and-holdwillreturnto Sample, disturbingthe

leastsignificantbit.This may resultinan error.

  1. Ifthe fallingedge of Statusisbeingused to load the data

shown inthisdata sheetensure thatalldata bitswillbe valid.

  1. Connect the ADC under testasshown in Figure4.
  2. Triggerthe oscilloscopeon Status.Delay the displaysuch
  3. Observe the LSB data output of the ADC.
  4. Vary the analoginput controlto confirm thatthe LSB

transitionprecedesthe Statustransition. between pairsof those sources. Table 1. Input Channel Addressing Truth Table

When the channel addressischanged, sixmicroseconds must be allowed forthe Analog Input Sectionto settleto within :to.Ol% of itsfinaloutput (includingsettlingtimes of all elements inthe signalpath).The effectof thisdelay may be .eliminatedby performing the addresschange while a conver- sion isinprogress(withthe sample-and-holdinthe "Hold" mode). Inout Channel Address Latch The AD362 isequipped with a latchfor the Input Channel Selectaddressbits.Ifthe Latch Control pin (pin 32) isat Logic "1",input channel selectaddressinformation ispassed through to the multiplexers.A Logic "0" "freezes"the input channeraddress presentatthe inputsat the "1"-to-"O" tran- sition(level-triggered). This featureisusefulwhen input channel addressinformation isprovidedfrom an address,data or controlbus thatmay be requiredto serv:cemany devices.The abilityto latchan addressishelpfulwhenever the user has no controlof when addressinformationmay change. Samole-and-Hold Mode Control The Sample-and-Hold Mode Control input (pin 13) isnormally connected to the Statusoutput (pin 20) from an analog to digitalconverter.When a conversionisinitiatedby applyinga Convert Startcommand to the ADC, Statusgoes to Logic" 1", puttingthe sample-and-holdinto the "Hold" mode. This "freezes"the informationto be digitizedforthe periodof conversion.When the conversioniscomplete, Statusreturns to Logic "0" and thesample-and-holdreturnstothe "Sample" mode. Eighteen microseconds must be allowed for the sample- and-hold to acquire("catchup" to)the analog input to within :to.Ol% of the finalvaluebefore a new Convert Startcom- mand isissued. The purpose of a sample-and-holdisto "stop" fastchanging input signalslong enough to be converted.In thisapplication, italsoallowsthe user to change channelsand/or SEt DIFF mode while a conversionisinprogressthus eliminatingthe effectsof multiplexer,analog switch and differentialamplifier settlingtimes.Ifmaximum throughput rateisrequiredfor slowly changing signals,the Sample-and-Hold Mode Control may be wired to ground (Logic "0") ratherthan to ADC ,tatusthus leavingthe sample-and-holdina continuous ;ample mode. loldCaoacitor \\ 2000pF capacitorisprovided with each AD362. One side )fthiscapacitoriswired to pin 12, the other to analog ground ascloseto pin 17 aspossible.The capacitorprovided with the AD362KD isPolystyrenewhilethewider operatingtemperature rangeof the AD362SD requiresa Teflon capacitor(supplied). Smallercapacitorswillallowslightlyfasteroperation,but only with increasednoiseand decreasedprecision.1000pF will typicallyallowacquisitionto 0.1% infour microseconds. Largercapacitorsmay be substitutedto reduce noise,and sample-to-holdoffset,but acquisitiontime of the sample-and- hold willbe extended. Iflessthan 12 bitsof accuracy isre- quired,a smallercapacitormay be used.This willshorten the S/H acquisitiontime.In allcases,the proper capacitordie- lectricmust be used;i.e.,Polystyrene(AD326KD only) or Teflon (AD362KD or SD). Other typesof capacitorsmay have higherdielectricabsorption(memory) and willcause errors.CAUTION: Polystyrenecapacitorswillbe destroyed ifsubjectedto temperatures above +850 C. No capacitoris requiredifthe sample-and-holdisnot used. - 1 Analo!!Inout SectionOffsetAdjust Circuit Although the offsetvoltageof the AD362 may be adjusted, thatadjustment isnormally performed atthe ADC. In some specialapplications,however, itmay be helpfulto adjustthe offsetof the Analog Input Section.An example of such a case would be ifthe input signalswere small«10mV) relativeto AD362 voltageoffsetand gain was to be insertedbetween the AD362 and the ADC. To adjustthe offsetof the AD362, the circuitshown in Figure 5 isrecommended. 8 . AD362 ANALOG INPUT SECTION 16OUTPUT Figure5. AD362Offset VoltageAdjustment Under normal conditions,allcalibrationisperformed atthe ADC Section. Other Considerations Grounding: Analog and digitalsignalgrounds should be kept separatewhere possibleto prevent digitalsignalsfrom flowing inthe analogground circuitand inducingspuriousanalogsig- nalnoise.Analog Ground (pin 17) and DigitalGround (pin2) arenot connected internally;thesepinsmust be connected externallyforthe system to operateproperly.Preferably,this connection ismade at only one point,as closeto the AD362 aspossible.The case isconnected internallyto DigitalGround to providegood electrostaticshielding.Ifthe grounds arenot tiedcommon on the same card with the AD362, the digital and analoggrounds should be connected locallywith back-to- back general-purposediodesas shown in Figure6.This will protectthe AD362 from possibledamage caused by voltages inexcessof :tlvoltbetween the ground systems which could occur ifthe key grounding card should be removed from the overallsystem. The devicewilloperate properlywith asmuch as:t200m V between grounds, however thisdifferencewillbe reflecteddirectlyasan inputoffsetvoltage. AD362 ADC DGND AGND TO CARDCONNECTOR Figure6.Ground-FaultProtectionDiodes Power Supply Bypassing:The :t15V and +5V power leads should be capacitivelybypassed to Analog Ground and Digital Ground respectivelyforoptimum deviceperformance.IJ.LF tantalum types arerecommended; thesecapacitorsshouldbe locatedcloseto the system. Itisnot necessaryto shunt these capacitorswith disccapacitorsto provide additionalhigh frequency power supply decoupling sinceeach power leadis bypassed internallywith a 0.039J.LFceramic capacitor. , . -6- - OBSOLETE

are requiredand only two interconnectionsmust be made.

  1. The ADC StatUsoutput must be positive-trueLogic ("1"
  2. Transitionfrom "0" to "1" must occur atleast200ns
  3. StatUsmust not retUrnto "0" before the LSB decisionis
  4. IfStatUsisbeing used to latchoutput data,itmust not

the AD571, a complete low cost 10-bit,25-microsecond ADC.

  1. DR (DATA READY), as StatUs,ispositive-truebut. ..
  2. DR does not indicatethat a conversionisinprogressuntil

1.5JJsafterconversionstarts.

  1. DR does indicateconversioncomplete afterthe LSB deci-
  2. DR precedesthe enablingof the AD571 output 3-state

DR may be used to signifyvaliddata. Figure 7. Data AcquisitionSystems Based on theAD362 and Popular ADC's

0 DATA

Interfacingto SpecialPurpose ADCs The ADS200 seriesof ADCs perform a 12-bitconversionin SO microseconds and featuretotallyadjustment-freeoperation, high accuracy,and a smallhermetically-sealed24-pinpackage. These ADCs areoftenused inhigh-reliabilityapplications and, likethe AD362SD (which operatesover the -SSoC to +12SoC temperature range)areavailableprocessedto MIL- STD-883, ClassB. The ADS200 seriesmeets allof the inter- facingrequirementsfordirectconnection to the AD362 as shown inFigure8a.System throughput rateistypically16kHz. The HAS seriesof ultra-fastADCs are8-bit(HAS080l), 10- bit(HASI00l) and 12-bit(HASI202) devicesthat convertin I.S,1.7,and 2.8 microseconds (maximum) respectively.These devicesarehybrid IC's,packaged in 32-pinDIPs. Sincethe Data Ready signalfrom the HAS precedesthe LSB decision, DR must be delayed.Figure8b shows the appropriatecir- cuitryto provide thatdelay.Throughput rateforthe 12-bit system istypically80kHz. DC POWER DC POWER ANALOG INPUTS (161 CONVERT COMMAND .~150ps --:J C MIN HOLD 7CAPACITOR ANALOG ANALOG OUT IN HAS SERIES DATA BITS OUT

18.10 OR 12)ANALOG

116) AD362 DATA BITS OUT 112) SAMPLE/HOLD DR DATA STROBE (TO OUTPUT REGISTER) AD5200 SERIES ENCODE COMMAND STATUS OUTPUT INPUT CHANNEL r 14)r---J I ---0 4, I I I I T I 'c", 1- : I 1oopF J I U1:7400 Jl CLOCK CONVERT DATA STROBE INPUT START ITO OUTPUTREGISTER) a. 12-BitHigh Accuracy and ReliabilityDAS Using AD362 and AD5200 b. High-Speed DAS Using AD362 and HAS Figure B. Data AcquisitionSystems Based on the AD362 and Purpose ADCs OUTLINE DIMENSIONS PACKAGE SPECIFICATIONS Dimensions shown in inches and (mm). "D" PACKAGE HOLD CAPACITOR 0.3518.9)--I f-- MAX I I 1.00125.4) MIN 0.69117.5) I MAX CAD362 C==J MODEL DESIGNATION IKD OR SO) 'THIS DIMENSION IS FOR POL YSTYRENE CAPACITOR SUPPLIED WITH AD362KD MAX BODY LENGTH OF TEFLON CAPACITOR SUPPLIED WITH AD362SD IS 1.00". PIN 1./ INDENTIFIER .I. 0.025 --1- I 10.6) ~ 10.46.0.05) -- T 0.2015.11DIA.TYP - tT 1 0.900 1 PIN 1, I. (~i, ..1 122.9)-1GREEN~""" T GLASS BEAD ~ C; 000 00 0000 0000 0 T 0 METAL 32 PIN DUAL.IN.LINE PACKAGE (~662) 0 I~~) NOTES: 11 PACKAGE: KOVAR WITH 100pIN. MIN., NICKEL PLATE 2) PINS: KOVAR WITH 50p1N. MIN 24K GOLD PLATE 0 3) PACKAGE AND PINS MEET ALL REQUIREMENTS OF MIL-STD-883 GLASS BEAD 41 TOLERANCES, UNLESS OTHERWISE NOTED: STANDOFFS 0 00 00 00 0000000 0 0 al .XX: '.01 1.25) DIA.TYP-I ,- 0.100. TYP MATING SOCKET: 12.51 ROBINSDN.NUGENT PART NUMBER SB.16.G

12 REQUIRED)

ROBINSON.NUGENT, INC.

800 EAST EIGHTH STREET

NEW ALBANY, IN 47150 1812) 945-0211 -8- 18u ~CI!::> z 0wI- Z a:a.. OBSOLETE