ACTS08MS RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 8

Technical content

Features

  • 1.25 Micron Radiation Hardened SOS CMOS
  • Total Dose 300K RAD (Si)
  • Single Event Upset (SEU) Immunity <1 x 10-10 Errors/Bit-Day (Typ)
  • SEU LET Threshold >80 MEV-cm2/mg
  • Dose Rate Upset >1011 RAD (Si)/s, 20ns Pulse
  • Latch-Up Free Under Any Conditions
  • Military Temperature Range: -55oC to +125oC
  • Significant Power Reduction Compared to ALSTTL Logic
  • DC Operating Voltage Range: 4.5V to 5.5V
  • Input Logic Levels - VIL = 0.8V Max - VIH = VCC/2 Min
  • Input Current 1A at VOL, VOH

Description

The Intersil ACTS08MS is a radiation hardened quad 2-Input AND Gate. A high on both inputs forces the output to a high logic level. The ACTS08MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic Family. Truth Table INPUTS OUTPUT An Bn Yn LL L LH L HL L HH H NOTE: L = Logic Level Low, H = Logic Level High Functional Diagram An Bn (1, 4, 9, 12) (2, 5, 10, 13) Yn (3, 6, 8, 11)

Ordering Information

PART NUMBER TEMPERATURE RANGE SCREENING LEVEL PACKAGE ACTS08DMSR -55 oC to +125oC Intersil Class S Equivalent 14 Lead SBDIP ACTS08KMSR -55 oC to +125oC Intersil Class S Equivalent 14 Lead Ceramic Flatpack ACTS08D/Sample +25 oC Sample 14 Lead SBDIP ACTS08K/Sample +25 oC Sample 14 Lead Ceramic Flatpack ACTS08HMSR +25 oCD i e D i e

under “Electrical Performance Characteristics” are the only conditions recommended for satisfactory device operation. TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

  1. All voltages reference to device GND.
  2. Force/measure functions may be interchanged.
  3. Per functional tests, VO 4.0V is recognized as a logic “1”, and VO 0.5V is recognized as a logic “0”.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

  1. All voltages referenced to device GND.
  2. Measurements made with RL = 500, CL = 50pF, Input TR = TF = 3ns.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

  1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly

tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics. TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

  1. All voltages referenced to device GND.
  2. For functional tests, VO 4.0V is recognized as a logic “1”, and VO 0.5V is recognized as a logic “0”.

TABLE 5. DELTA PARAMETERS (+25oC)

  1. All delta calculations are referenced to 0 hour readings or pre-life readings.

TABLE 6. APPLICABLE SUBGROUPS

  1. Alternate Group A testing may be exercised in accordance with MIL-STD-883, Method 5005.

TABLE 7. TOTAL DOSE IRRADIATION

  1. Except FN test which will be performed 100% Go/No-Go.

TABLE 8. BURN-IN TEST CONNECTIONS (+125

  1. Each pin except VCC and GND will have a series resistor of 500 5%.

TABLE 9. IRRADIATION TEST CONNECTIONS (TA = +25oC, 5oC)

  1. Each pin except VCC and GND will have a series resistor of 47k 5%. Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures.

FN3994 Rev 0.00 Page 5 of 8 April 1995 Propagation Delay Timing Diagram and Load Circuit Intersil - Space Products MS Screening Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM) Radiation Verification (Each Wafer) Method 1019,

4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull Method 2023 100% Internal Visual Inspection Method 2010 100% Temperature Cycling Method 1010 Condition C (-65o to +150oC) 100% Constant Acceleration 100% PIND Testing 100% External Visual Inspection 100% Serialization 100% Initial Electrical Test 100% Static Burn-In 1 Method 1015, 24 Hours at +125 oC Min 100% Interim Electrical Test 1 (Note 1) 100% Static Burn-In 2 Method 1015, 24 Hours at +125oC Min 100% Interim Electrical Test 2 (Note 1) 100% Dynamic Burn-In Method 1015, 240 Hours at +125oC or 180 Hours at +135oC 100% Interim Electrical Test 3 (Note 1) 100% Final Electrical Test 100% Fine and Gross Seal Method 1014 100% Radiographics Method 2012 (2 Views) 100% External Visual Method 2009 Group A (All Tests) Method 5005 (Class S) Group B (Optional) Method 5005 (Class S) (Note 2) Group D (Optional) Method 5005 (Class S) (Note 2) CSI and/or GSI (Optional) (Note 2) Data Package Generation (Note 3) NOTES: 1. Failures from interim electrical tests 1 and 2 are combined for determining PDA (PDA = 5% for subgroups 1, 7, 9 and delta failures com- bined, PDA = 3% for subgroup 7 failures). Interim electrical te sts 3 PDA (PDA = 5% for subgroups 1, 7, 9 and delta failures co mbined, PDA = 3% for subgroup 7 failures). 2. These steps are optional, and should be listed on the purchase order if required. 3. Data Package Contents: Cover Sheet (P .O. Number, Customer Number, Lot Date Code, Intersil Number, Lot Number, Quantity). Certificate of Conformance (as found on shipper). Lot Serial Number Sheet (Good Unit(s) Serial Number and Lot Number). Variables Data (All Read, Record, and delta operations). Group A Attributes Data Summary. Wafer Lot Acceptance Report (Method 5007) to include reproductions of SEM photos. NOTE: SEM photos to include percent of step coverage. X-Ray Report and Film, including penetrometer measurements. GAMMA Radiation Report with initial shipment of devices from the same wafer lot; containing a Cover Page, Disposition, RAD Dose, Lot Number, Test Package, Spec Number(s), Test Equipment, etc. Irradiation Read and Record data will be on file at Intersil. VS INPUT OUTPUT VIH VSS VOH VOL TPLH TPHL VS AC VOLTAGE LEVELS PARAMETER ACTS UNITS VCC 4.50 V VIH 3.00 V VS 1.30 V VIL 0 V GND 0 V DUT TEST CL RL POINT 50pF 500

FN3994 Rev 0.00 Page 6 of 8 April 1995 Metallization Mask Layout ACTS08MS (6) (9) Y2 A3 A1 VCC B4 (1) (14) (13) (10) B3 (12) A4Y1 (3) A2 (4) B2 (5) (2) NC (8) (11) Y4 NC GND (7) Die Characteristics DIE DIMENSIONS: 88 mils x 88 mils 2.24mm x 2.24mm METALLIZATION: Type: AlSiCu Metal 1 Thickness: 6.75k Å (Min), 8.25kÅ (Max) Metal 2 Thickness: 9kÅ (Min), 11kÅ (Max) GLASSIVATION: Type: SiO2 Thickness: 8kÅ 1kÅ DIE ATTACH: Material: Silver Glass or JM 7000 Polymer after 7/1/95 WORST CASE CURRENT DENSITY: < 2.0 x 105A/cm2 BOND PAD SIZE: > 4.3 mils x 4.3 mils > 110m x 110m

FN3994 Rev 0.00 Page 7 of 8 April 1995 D14.3 MIL-STD-1835 CDIP2-T14 (D-1, CONFIGURATION C)

14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE

A - 0.200 - 5.08 - b 0.014 0.026 0.36 0.66 2 b1 0.014 0.023 0.36 0.58 3 b2 0.045 0.065 1.14 1.65 - b3 0.023 0.045 0.58 1.14 4 c 0.008 0.018 0.20 0.46 2 c1 0.008 0.015 0.20 0.38 3 E 0.220 0.310 5.59 7.87 - e 0.100 BSC 2.54 BSC - eA 0.300 BSC 7.62 BSC - eA/2 0.150 BSC 3.81 BSC - L 0.125 0.200 3.18 5.08 - Q 0.015 0.060 0.38 1.52 5 S1 0.005 - 0.13 - 6 S2 0.005 - 0.13 - 7  90o 105o 90o 105o - aaa - 0.015 - 0.38 - bbb - 0.030 - 0.76 - ccc - 0.010 - 0.25 - M - 0.0015 - 0.038 2 N1 4 1 4 8 Rev. 0 4/94 NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be mea- sured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a par- tial lead paddle. For this configur ation dimension b3 replaces di- mension b2. 5. Dimension Q shall be measured from the seating plane to the base plane. 6. Measure dimension S1 at all four corners. 7. Measure dimension S2 from the top of the ceramic body to the near- est metallization or lead. 8. N is the maximum number of terminal positions. 9. Braze fillets shall be concave. 10. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 11. Controlling dimension: INCH. bbb C A - BS c Q L A SEATING BASE D PLANE PLANE S S -D--A- -C- eA -B- aaa C A - BM DS Sccc C A - BM DS S D E b A e M (c) (b) SECTION A-A BASE LEAD FINISH METAL eA/2 M A Ceramic Dual-In-Line Metal Seal Packages (SBDIP)

FN3994 Rev 0.00 Page 8 of 8 April 1995 ACTS08MS Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com For additional products, see www.intersil.com/en/products.html © Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. -D- -C-

0.004 H A - BM DS S

-A- -B-

0.036 H A - BM DS S

e E A Q L D A SEATING AND LE2 E3 E3 BASE PLANE -H- b C M (c) (b) SECTION A-A BASE LEAD FINISH METAL PIN NO. 1 ID AREA A M K14.A MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B)

14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

A 0.045 0.115 1.14 2.92 - b 0.015 0.022 0.38 0.56 - b1 0.015 0.019 0.38 0.48 - c 0.004 0.009 0.10 0.23 - c1 0.004 0.006 0.10 0.15 - D - 0.390 - 9.91 3 E 0.235 0.260 5.97 6.60 - E 1 -0 . 2 9 0-7 . 1 13 E3 0.030 - 0.76 - 7 e 0.050 BSC 1.27 BSC - k 0.008 0.015 0.20 0.38 2 L 0.270 0.370 6.86 9.40 - Q 0.026 0.045 0.66 1.14 8 S1 0.005 - 0.13 - 6 N1 4 1 4- Rev. 0 5/18/94 Ceramic Metal Seal Flatpack Packages (Flatpack) NOTES: 1. Index area: A notch or a pin one identification mark shall be locat- ed adjacent to pin one and shall be located within the shaded area shown. The manufacturer’s identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one. 2. If a pin one identification mark is used in addition to a tab, the lim- its of dimension k do not apply. 3. This dimension allows for off-center lid, meniscus, and glass overrun. 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum lim- its of lead dimensions b and c or M shall be measured at the cen- troid of the finished lead surfaces, when solder dip or tin pla te lead finish is applied. 5. N is the maximum number of terminal positions. 6. Measure dimension S1 at all four corners. 7. For bottom-brazed lead packages, no organic or polymeric mate- rials shall be molded to the bottom of the package to cover the leads. 8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from t he body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when sol- der dip lead finish is applied. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH.