A1225

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

Description

These Hall-effect latches are extremely temperature-stable and stress resistant sensor ICs especially suited for operation over extended temperature ranges to 150°C. Superior high- temperature performance is made possible through a novel Schmitt trigger circuit that maintains operate and release point symmetry by compensating for temperature changes in the Hall element. Additionally, internal compensation provides magnetic switchpoints that become more sensitive with temperature, hence offsetting the usual degradation of the magnetic field with temperature. The symmetry capability makes these devices ideal for use in pulse-counting applications where duty cycle is an important parameter. The three basic devices (A1225, A1227, and A1229) are identical except for magnetic switchpoints. Each device includes on a single silicon chip a voltage regulator, Hall-voltage generator, temperature compensation circuit, signal amplifier, Schmitt trigger, and a buffered open-drain output to sink up to 25 mA. The on-board regulator permits operation with supply voltages of 3.8 to 24 V . The first character of the part number suffix determines the device operating temperature range. Suffix L is for –40°C to 150°C. Two package styles provide a magnetically optimized package for most applications. Suffix LT is a miniature SOT89/ TO-243AA transistor package for surface-mount applications, suffix UA is a three-lead ultra-mini-SIP. Both packages are lead (Pb) free with 100% matte tin leadframe plating. A1225-DS Features and Benefits ▪ Symmetrical switchpoints ▪ Superior temperature stability ▪ Operation from unregulated supply ▪ Open-drain 25 mA output ▪ Reverse Battery protection ▪ Activate with small, commercially available permanent magnets ▪ Solid-state reliability ▪ Small size ▪ Resistant to physical stress ▪ Enhanced ESD structures result in 8 kV HBM ESD performance without external protection components ▪ Internal protection circuits enable 40 V load dump compliance without external protection components Hall Effect Latch for High Temperature Operation 3-pin SIP (suffix UA) Functional Block Diagram Not to scale A1225, A1227, and A1229 Hall Chopping Logic AMP Anti-aliasing LP-Filter Tuned Filter Clock / Logic Regulator To All SubcircuitsVCC VOUT GND

Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 2Allegro MicroSystems, Inc.

115 Northeast Cutoff

Worcester, Massachusetts 01615-0036 U.S.A. Pin-out Diagrams Absolute Maximum Ratings Characteristic Symbol Notes Rating Unit Forward Supply Voltage V CC 30 V Reverse Supply Voltage V RCC –30 V Output Off Voltage V OUT 30 V Reverse Output Voltage V ROUT –0.5 V Continuous Output Current I OUT(SINK) 25 mA Operating Ambient Temperature T A Range L –40 to 150 ºC Maximum Junction Temperature T J(max) 165 ºC Storage Temperature T stg –65 to 170 ºC Terminal List Table Number Name Function

1 VCC Input power supply

2 GND Ground

3 VOUT Output signal

Part Number Packing * Package Ambient Temperature, TA BRP(min) (G) BOP(max) (G) A1225LLTTR-T 7-in. reel, 1000 pieces/reel 3-pin SOT89 surface mount –40°C to 150°C –300 300 A1225LUA-T Bulk, 500 pieces/bag 3-pin SIP through hole A1227LLTTR-T 7-in. reel, 1000 pieces/reel 3-pin SOT89 surface mount –40°C to 150°C –175 175 A1227LUA-T Bulk, 500 pieces/bag 3-pin SIP through hole A1229LLTTR-T 7-in. reel, 1000 pieces/reel 3-pin SOT89 surface mount –40°C to 150°C –200 200 A1229LUA-T Bulk, 500 pieces/bag 3-pin SIP through hole *Contact Allegro® for additional packaging options.

ELECTRICAL CHARACTERISTICS Valid at TA = –40°C to 150°C, CBYPASS = 0.1 μF, VCC = 12 V; unless otherwise noted Characteristics Symbol Test Conditions Min. Typ. 1 Max. Unit 2

Electrical Characteristics

Supply Voltage V CC Operating; TJ ≤ 165°C 3.8 24 V Supply Current I CC B < BRP (Output off) – – 6 mA B > BOP (Output on) – – 6 mA Supply Zener Voltage V Z(sup) ICC = 9 mA, TA = 25°C 28 – – V Reverse Battery Current I Z(sup) VRCC = –28 V, TA = 25°C – 5 – – mA Power-On Time3 tPO –– 1 2 μs Power-On State POS B < B OP – HIGH – – Chopping Frequency f chop – 400 – kHz Output Stage Characteristics Output Saturation Voltage V OUT(sat) IOUT = 20 mA – 175 400 mV Output Leakage Current I OFF VOUT = 24 V, B < BRP –< 1 1 0 μA Output Rise Time3,4 tr RL= 820 Ω, CL= 20 pF – 200 2000 ns Output Fall Time3,4 tf RL= 820 Ω, CL= 20 pF – 200 2000 ns Output Zener Voltage V Z(out) IOUT = 3 mA, TA = 25°C 30 – – V Magnetic Characteristics Operate Point B OP A1225 TA = 25°C 170 – 270 G Over operating temperature range 140 – 300 G A1227 TA = 25°C 50 – 150 G Over operating temperature range 50 – 175 G A1229 TA = 25°C 100 – 180 G Over operating temperature range 80 – 200 G Release Point B RP A1225 TA = 25°C –270 – –170 G Over operating temperature range –300 – –140 G A1227 TA = 25°C –150 – –50 G Over operating temperature range –175 – –50 G A1229 TA = 25°C –180 – –100 G Over operating temperature range –200 – –80 G Hysteresis (BOP – BRP)B HYS A1225 TA = 25°C 340 – 540 G Over operating temperature range 280 – 600 G A1227 TA = 25°C 100 300 G Over operating temperature range 100 – 350 G A1229 TA = 25°C 200 – 360 G Over operating temperature range 160 – 400 G 1Typical data are at TA = 25°C and VCC = 12 V, and are for design estimations only. 21 G (gauss) = 0.1 mT (millitesla). 3Minimum and maximum specifications verified by bench characterization and not guaranteed by Allegro final test. 4CL = oscilloscope probe capacitance. Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 3Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information Characteristic Symbol Test Conditions* Value Units Package Thermal Resistance RθJA Package LT, 1-layer PCB with copper limited to solder pads 180 ºC/W Package LT, 2-layer PCB with 0.94 in2 copper each side 78 ºC/W Package UA, 1-layer PCB with copper limited to solder pads 165 ºC/W *Additional thermal information available on Allegro website. 20 40 60 80 100 120 140 160 180 TA (ºC) Maximum Allowable VCC (V) Power Derating Curve (RθJA = 165 ºC/W) 1-layer PCB, Package UA (RθJA = 180 ºC/W) 1-layer PCB, Package LT (RθJA = 78 ºC/W) 2-layer PCB, Package LT VCC(min) VCC(max) 100 200 300 400 500 600 700 800 900 1000 1100 1200 1300 1400 1500 1600 1700 1800 1900 20 40 60 80 100 120 140 160 180 Temperature (°C) Power Dissipation, PD (mW) Power Dissipation θJA = 165 ºC/W) 1-layer PCB, Packa ge UA(R θJA = 180 ºC/W) 1-layer PCB , Package LT θJA = 78 ºC/W) 2-layer PCB, Pa ckage LT Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 4Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

Characteristic Performance A1225, A1227, and A1229 Electrical Characteristics 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 2 6 10 14 18 22 26 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 -60 -40 -20 0 20 40 60 80 100 120 140 160 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 -60 -40 -20 0 20 40 60 80 100 120 140 160 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 2 6 10 14 18 22 26 100 150 200 250 300 - - - 0 20 40 60 80 100 120 140 160 100 150 200 250 300 2 6 10 14 18 22 2660 40 20 Average Supply Current (On) versus Supply VoltageAverage Supply Current (On) versus Ambient Temperature Average Supply Current (Off) versus Supply VoltageAverage Supply Current (Off) versus Ambient Temperature Average Output Saturation Voltage versus Supply VoltageAverage Output Saturation Voltage versus Ambient Temperature TA (°C) ICC(av) (mA) ICC(av) (mA) ICC(av) (mA) ICC(av) (mA) VOUT(sat) (mV) VOUT(sat) (mV) VCC (V) TA (°C) VCC (V) TA (°C) VCC (V) TA (°C) –40 150 TA (°C) –40 150 TA (°C) –40 150 VCC (V) 3.8 4.5 VCC (V) 3.8 4.5 VCC (V) 3.8 4.5 Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 5Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

A1225 Magnetic Characteristics 140 160 180 200 220 240 260 280 300 -60 -40 -20 0 20 40 60 80 100 120 140 160 140 160 180 200 220 240 260 280 300 2 6 10 14 18 22 26 -300 -280 -260 -240 -220 -200 -180 -160 -140 -60 -40 -20 0 20 40 60 80 100 120 140 160 -300 -280 -260 -240 -220 -200 -180 -160 -140 2 6 10 14 18 22 280 320 360 400 440 480 520 560 600 -60 -40 -20 0 20 40 60 80 100 120 140 160 280 320 360 400 440 480 520 560 600 2 6 10 14 18 22 26 Operate Point versus Supply VoltageOperate Point versus Ambient Temperature Release Point versus Supply VoltageRelease Point versus Ambient Temperature Switchpoint Hysteresis versus Supply VoltageSwitchpoint Hysteresis versus Ambient Temperature TA (°C) BOP (G) BOP (G) BRP (G) BRP (G) BHYS (G) BHYS (G) VCC (V) TA (°C) VCC (V) TA (°C) VCC (V) VCC (V) 3.8 VCC (V) 3.8 VCC (V) 3.8 TA (°C) –40 150 TA (°C) –40 150 TA (°C) –40 150 Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 6Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

A1227 Magnetic Characteristics 100 113 125 138 150 163 175 -60 -40 -20 0 20 40 60 80 100 120 140 160 -60 -40 -20 0 20 40 60 80 100 120 140 160 100 113 125 138 150 163 175 2 6 10 14 18 22 26 -175 -163 -150 -138 -125 -113 -100 -88 -75 -63 -50 -175 -163 -150 -138 -125 -113 -100 -88 -75 -63 -50 2 6 10 14 18 22 26 100 125 150 175 200 225 250 275 300 325 350 -60 -40 -20 0 20 40 60 80 100 120 140 160 100 125 150 175 200 225 250 275 300 325 350 2 6 10 14 18 22 26 Operate Point versus Supply VoltageOperate Point versus Ambient Temperature Release Point versus Supply VoltageRelease Point versus Ambient Temperature Switchpoint Hysteresis versus Supply VoltageSwitchpoint Hysteresis versus Ambient Temperature TA (°C) BOP (G) BOP (G) BRP (G) BRP (G) BHYS (G) BHYS (G) VCC (V) TA (°C) VCC (V) TA (°C) VCC (V) VCC (V) 3.8 VCC (V) 3.8 VCC (V) 3.8 TA (°C) –40 150 TA (°C) –40 150 TA (°C) –40 150 Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 7Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

A1229 Magnetic Characteristics 100 110 120 130 140 150 160 170 180 190 200 -60 -40 -20 0 20 40 60 80 100 120 140 100 110 120 130 140 150 160 170 180 190 200 2 6 10 14 18 22 26 -200 -190 -180 -170 -160 -150 -140 -130 -120 -110 -100 - 90 - 80 -60 -40 -20 0 20 40 60 80 100 120 140 -200 -190 -180 -170 -160 -150 -140 -130 -120 -110 -100 -90 -80 2 6 10 14 18 22 26 160 180 200 220 240 260 280 300 320 340 360 380 400 -60 -40 -20 0 20 40 60 80 100 120 140 160 160 180 200 220 240 260 280 300 320 340 360 380 400 2 6 10 14 18 22 26 Operate Point versus Supply VoltageOperate Point versus Ambient Temperature Release Point versus Supply VoltageRelease Point versus Ambient Temperature Switchpoint Hysteresis versus Supply VoltageSwitchpoint Hysteresis versus Ambient Temperature TA (°C) BOP (G) BOP (G) BRP (G) BRP (G) BHYS (G) BHYS (G) VCC (V) TA (°C) VCC (V) TA (°C) VCC (V) VCC (V) 3.8 VCC (V) 3.8 VCC (V) 3.8 TA (°C) –40 150 TA (°C) –40 150 TA (°C) –40 150 Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 8Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

Functional Description and Application Information Switching Behavior The output of the A1225, A1227, and A1229 devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold, B OP (see figure 1). After turn-on, the output is capable of sinking 25 mA and the output voltage is V OUT(sat). Notice that the device latches; that is, a south pole of sufficient strength towards the branded surface of the device turns the device on, and the device remains on with removal of the south pole. When the magnetic field is reduced below the release point, B RP , the device output goes high (turns off). The difference between the magnetic operate point and release point is the hysteresis, B HYS, of the device. This built-in hysteresis allows clean switch- ing of the output, even in the presence of external mechanical vibration and electrical noise. When the device is powered-on in the hysteresis range, less than B OP and higher than BRP, the device output goes high. The correct output state is attained after the first excursion beyond BOP or BRP .

Application Information

The simplest form of magnet that will operate these devices is a ring magnet, as shown in figure 2. Other methods of operation are possible. In three-wire applications the device output is connected through a pull-up resistor to the supply pin or separate battery voltage (figure 3). Switching of the output signal indicates sufficient change of the magnetic field. BOP BRP BHYS VCC VOUT VOUT(sat) Switch to Low Switch to High B+B– Figure 1. Output switching characteristics Figure 2. Typical magnetic target configuration using a ring magnet Figure 3. Typical 3-wire application circuit Worcester, Massachusetts 01615-0036 U.S.A.

Figure 4. Chopper stabilization technique with high-density logic integration and sample-and-hold circuits. 10Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A.

Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 11Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A. Package LT 3-Pin SOT-89 D Active Area Depth, 0.77 mm Hall element; not to scale D E E EE 1.14 2.24 B Parting Line 321 A C A 10° REF 10° REF 6° REF Gate and tie bar burr areaB 1.04 ±0.15

2.16 REF

0.38 MIN

1.73 ±0.10 2X 1.50 NOM Reference land pattern layout; All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances 4.47 +0.13 –0.08 2.57 +0.03 –0.284.14 +0.10 –0.20 0.41 +0.03 –0.06 0.51 +0.05 –0.07 0.43 +0.05 –0.07 1.45 +0.15 –0.05 Branding scale and appearance at supplier discretion Standard Branding Reference View NN = Supplier emblem N = Last two digits of device part number Branded Face For Reference Only; not for tooling use (reference DWG-9064) Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown Updated package drawing only. Allegro package assembly tooling has not changed. 1.50 1.20 0.80 2.60 2.00 2.50 0.70 4.60 C PCB Layout Reference View Basic pads for low-stress, not self-aligning Additional pad for low-stress, self-aligning Additional area for IPC reference layout

Hall Effect Latch for High Temperature OperationA1225, A1227 and A1229 12Allegro MicroSystems, Inc. Worcester, Massachusetts 01615-0036 U.S.A. For the latest version of this document, visit our website: www.allegromicro.com Copyright ©2009-2010, Allegro MicroSystems, Inc. The products described herein are manufactured under one or more of the following U.S. patents: 5,619,137; 5,621,319; 7,425,821 and other patents pending. Allegro MicroSystems, Inc. reserves the right to make, from time to time, such de par tures from the detail spec i fi ca tions as may be required to per- mit improvements in the per for mance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current. Allegro’s products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system. The in for ma tion in clud ed herein is believed to be ac cu rate and reliable. How ev er, Allegro MicroSystems, Inc. assumes no re spon si bil i ty for its use; nor for any in fringe ment of patents or other rights of third parties which may result from its use. 231

1.27 NOM

2.16 MAX 0.51 REF 45° C 45°

0.79 REF

B E E E 2.04 1.44 Gate burr area A B C Dambar removal protrusion (6X) A D E D Branding scale and appearance at supplier discretion Hall element, not to scale Active Area Depth, 0.50 mm REF For Reference Only; not for tooling use (reference DWG-9049) Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar pr o Exact case and lead configuration at supplier discretion within l Standard Branding Reference View = Supplier emblem N = Last two digits of device part number NN Mold Ejector Pin Indent Branded Face 4.09 +0.08 –0.05 0.41 +0.03 –0.06 3.02 +0.08 –0.05 0.43 +0.05 –0.07 15.75 ±0.51 1.52 ±0.5 Package UA 3-Pin SIP