DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 1

Technical content

Tungsten (metalized) Gold / Nickel (surface) / (under) Compliant Lid Base Sealing Terminal Terminal plating RoHS 91SMOP91SMOPPackageItem PackageItem Crystal Clock Oscillators CLK OSC TF T t 90% or 80% VDD 10% or 20% VDD OV DC Symmetry=t/Tʷ100(%) 50% VDD TR GND VOH ("1"Level) VOL ("0"Level) VDD 7.0±0.2 5.0±0.21.6±0.15 0.05max. 1.1 1.41.4 3.68 5.08 1.1 2.8 #3#4 #2#1 #2#1 #3#4 PIN CONNECTION "L"

2 GND

OPEN or "H" OUTPUT Z : high impedance 4V DD 91SMOP OUTPUT WAVEFORM VDC Power Supply CL : including fixture and probe capacitance. VDD VDD CL Test Point OUTPUT TRI-STATE GND 0.01ЖFʙ0.1ЖF E/D SW A TEST CIRCUIT 1.8 3.28 1.8 2.02.22.0 5.08 0.01ЖF Ỗ 0.1ЖF SOLDERING PATTERN 91SMOP 91SMOP (+3.0V, +3.3V or +5V PROGRAMMABLE MODELS) STANDARD SMD CLOCK OSCILLATORS STANDARD SPECIFICATIONS Item Specifications STANDARD SPECIFICATIONS PACKAGE DATA 91SMOP˞1 1.000 MHz to 200.000 MHz 1.000 MHz to 80.000 MHz 91SMOP(A) : ʶ100 ppm 91SMOP(J) : ʶ100 ppm 91SMOP(B) : ʶ50 ppm 91SMOP(K) : ʶ50 ppm -20˚C to ʴ75˚C ʴ3.0V ʶ10%, ʴ3.3V ʶ10% or ʴ5V ʶ10% ʴ3.0V & ʴ3.3V models SMI P/N ʴ3.0V & ʴ3.3V models SMI P/N VIH : ʴ2.2 VDD min. 91SMOP(3VA)OE V IH : ʴ2.2 VDD min. 91SMOP(3VJ)OE VIL : ʴ0.5 VDD max. 91SMOP(3VB)OE V IL : ʴ0.5 VDD max. 91SMOP(3VK)OE ʴ5V models SMI P/N ʴ5V models SMI P/N VIH : ʴ4.0 VDD min. 91SMOP(5VA)OE V IH : ʴ4.0 VDD min. 91SMOP(5VJ)OE VIL : ʴ0.5 VDD max. 91SMOP(5VB)OE V IL : ʴ0.5 VDD max. 91SMOP(5VK)OE ʴ3.0V & ʴ3.3V models SMI P/N ʴ3.0V & ʴ3.3V models SMI P/N VIH : ʴ2.2 VDD min. 91SMOP(3VA)SB V IH : ʴ2.2 VDD min. 91SMOP(3VJ)SB VIL : ʴ0.5 VDD max. 91SMOP(3VB)SB V IL : ʴ0.5 VDD max. 91SMOP(3VK)SB ʴ5V models SMI P/N ʴ5V models SMI P/N VIH : ʴ4.0 VDD min. 91SMOP(5VA)SB V IH : ʴ4.0 VDD min. 91SMOP(5VJ)SB VIL : ʴ0.5 VDD max. 91SMOP(5VB)SB V IL : ʴ0.5 VDD max. 91SMOP(5VK)SB -0.5V to ʴ7.0V DC -55˚C to ʴ125˚C 30 mA max. 20 mA max. 30 mA max. 20 mA max. 50 mA max. 30 mA max. 50ЖA max. (V DD = ʴ3.0V & Pin #1=VIL) 45% to 55% at 50%VDD level (1.00MHz to 80.00MHz) 40% to 60% at 50%VDD level (80.00MHz to 200.00MHz) 5 ns max. (20%VDD to 80%VDD level) VOL : 10%VDD max. (1.00MHz to 130.00MHz) VOL : 20%VDD max. (130.00MHz to 200.00MHz) VOH : 90%VDD min. (1.00MHz to 130.00MHz) VOH : 80%VDD min. (130.00MHz to 200.00MHz) 15 pF max. (CMOS) 50 pF max. (CMOS) 100 ns max. 150 ns max.(OE models) 10 ms max.(Stand-by models) 10 ms max. 100, 200, 250 max. (depending on frequencies) ʶ5 ppm max. at ʴ25˚C ʶ3˚C for first year ʴ250˚C ʶ10˚C for 10 seconds ʴ170˚C ʶ10˚C for 1 to 2 minutes (preheating) using PLL technology (˞1) Final exact part number to be determined with frequency, frequency stability, operating temperature and input voltage. (˞2) Internal crystal oscillation to continue(Pin #1=VIL). (˞3) Internal crystal oscillation to be halted(Pin #1=VIL). Generic part number Frequency range Frequency stability -20˚C to ʴ75˚C) over all conditions Operating Conditions Operating temperature Input voltage (V DD) Tri-state control (Option1) OE control voltage (Pin#1)/(Pin#3) OPENˠOutput V IHˠOutput VILˠHigh Impedance˞2 Tri-state control (Option2) Stand-by (SB) control voltage (Pin#1)/(Pin#3) OPENˠOutput VIHˠOutput VILˠHigh Impedance˞3 Absolute Max. Ratings Supply voltage Storage temperature Input current ʴ3.0V ʶ10% (Pin#1=Open or VIH) ʴ3.0V ʶ10% ʴ5V ʶ10% Stand-by current˞3(option) Output (-20˚C to ʴ75˚C) Symmetry Rise and fall times "0" level "1" level Load Disable delay time Enable delay time Startup time Jitter (pSp-p) Aging (non operating) Reflow condition (˞2) Internal crystal oscillation to continue. (˞3) Internal crystal oscillation to stop. A Qty/ReelB C D F J L M Reel Dia. 4.0±0.1 2.0±0.1 1.75±0.1+0.1 -0П1.5 L B F D A C J M TAPE SPECIFICATIONS Actual Size