9602 NSC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 8
Technical content
Features
Y 70 ns to % output width range Y Resettable and retriggerableÐ0% to 100% duty cycle Y TTL input gatingÐleading or trailing edge triggering Y Complementary TTL outputs Y Optional retrigger lock-out capability Y Pulse width compensated for V CC and temperature variations Y Alternate Military/Aerospace device (54xxx) is available. Contact a National Semiconductor Sales Office/Distrib- utor for specifications. Connection Diagram Dual-In-Line Package TL/F/6611–1 Order Number 9602DMQB, 9602FMQB or DM9602N See NS Package Number J16A, N16E or W16A Function Table Pin No’s. Operation A B CLR HxL L H Trigger HL xH H Trigger X X L Reset H e High Voltage Level L e Low Voltage Level X e Don’t Care C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range Military b55§Ct o a125§C Commercial 0 §Ct o a70§C Storage Temperature Range b65§Ct o a150§C Note: The ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaran- teed. The device should not be operated at these limits. The parametric values defined in the ‘‘Electrical Characteristics’’ table are not guaranteed at the absolute maximum ratings. The ‘‘Recommended Operating Conditions’’ table will define the conditions for actual device operation. Recommended Operating Conditions Symbol Parameter Military Commercial Units Min Nom Max Min Nom Max VCC Supply Voltage 4.5 5 5.5 4.75 5 5.25 V VIH High Level Input T A eb 55§C2 Voltage TA e 0§C 1.9 TA e 25§C 1.7 1.8 V TA e 75§C 1.65 TA e 125§C 1.5 VIL Low Level Input T A eb 55§C 0.85 Voltage TA e 0§C 0.85 TA e 25§C 0.9 0.85 V TA e 75§C 0.85 TA e 125§C 0.85 IOH High Level Output Current b0.8 b0.8 mA IOL Low Level Output Current 16 16 mA TA Free Air Operating Temperature b55 125 0 75 §C Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions (Note 3) Min Typ Max Units(Note 1) VI Input Clamp Voltage V CC e Min, I I eb 12 mA b1.5 V VOH High Level Output V CC e Min, I OH e Max Voltage V IL e Max, V IH e Min 2.4 V (Note 4) VOL Low Level Output V CC e Min, I OL e Max MIL 0.4 Voltage V IL e Max, V IH e Min COM 0.45 V (Note 4) IIH High Level Input Current V CC e Max, V I e 4.5V 60 mA IIL Low Level Input V CC e Max MIL V I e 0.40V b1.6 Current COM V I e 0.45V b1.6 mA VCC e Min MIL V I e 0.40V b1.24 COM V I e 0.45V b1.41 IOS Short Circuit V CC e Max, V OUT e 1V MIL b25 mAOutput Current (Notes 2 and 4) COM b35 ICC Supply Current V CC e Max MIL 39 45 mA COM 39 50 Note 1: All typicals are at V CC e 5V, T A e 25§C. Note 2: Not more than one output should be shorted at a time. Note 3: Unless otherwise noted, R X e 10k for all tests. Note 4: Ground PIN 1(15) for V OL on PIN 7(9) or V OH and I OS on PIN 6(10) and apply momentary ground to PIN 4(12). Open PIN 1(15) for V OL on PIN 6(10) or V OH and I OS on PIN 7(9).
Switching Characteristics VCC e 5V, T A e 25§C (See Section 1 for Test Waveforms and Output Load) Symbol Parameter Conditions Military Commercial Units Min Max Min Max tPLH Propagation Delay Time, Negative Trigger Input 35 40 nsLow-to-High Level Output to True Output tPHL Propagation Delay Time, Negative Trigger Input CL e 15 pF 43 48 nsHigh-to-Low Level Output To Complement Output CX e 0 tPW(MIN) Minimum True Output RX e 5k X 90 100Pulse Width ns Minimum Complement 100 110Pulse Width tPW Pulse Width R X e 10 k X 3.08 3.76 3.08 3.76 msCX e 1000 pF CSTRAY Maximum Allowable Wiring Pins 2, 14 to 50 50 pFCapacitance GND RX External Timing Resistor 5 25 5 50 k X Logic Diagrams TL/F/6611–2 Operating Rules TL/F/6611–3 1. An external resistor (R X) and external capacitor (C X) are required as shown in the Logic Diagram. 2. The value of C X may vary from 0 to any necessary value available. If, however, the capacitor has leakages ap- proaching 3.0 mA or if stray capacitance from either ter- minal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained. 3. The output pulse with (t) is defined as follows: t e KR XCX Ð 1 a 1 RX ( for C X l 103 pF K & 0.34 where: R X is in k X,C X is in pF ti si nn s for C X k 103 pF, see Figure 1. f o rKv sC X see Figure 6. 4. If electrolytic type capacitors are to be used, the following three configurations are recommended: A. Use with low leakage capacitors: The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0V is less than 3 mA, and the inverse capacitor leakage at 1.0V is less than 5 mA over the operational temperature range. R k 0.6 R X (Max) TL/F/6611–4
Operating Rules (Continued) B. Use with high inverse leakage current electrolytic ca- pacitors: The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggera- ble operation. t & 0.3 RC X TL/F/6611–5 C. Use to obtain extended pulse widths: This configuration can be used to obtain extended pulse widths, because of the larger timing resistor al- lowed by beta multiplication. Electrolytics with high in- verse leakage currents can be used. R k RX (0.7) (h FE Q1) or k 2.5 M X, whichever is the lesser RX (min) k RY k RX (max) (5 k X s RY s 10 k X is recommended) Q1: NPN silicon transistor with h FE requirements of above equations, such as 2N5961 or 2N5962. t & 0.3 RC X TL/F/6611–6 This configuration is not recommended with retriggera- ble operation. 5. To obtain variable pulse width by remote trimming, the following circuit is recommended: TL/F/6611–7 6. Under any operating condition, C X and R X (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup. 7. Input Trigger Pulse Rules (See Triggering Truth Table) TL/F/6611–8 Input to Pin 5(11), (Pin 3(13) e HIGH) Pin 4(12) e LOW t1,t 3 e Min. Positive Input Pulse Width l 40 ns t2,t 4 e Min. Negative Input Pulse Width l 40 ns TL/F/6611–9 Input to Pin 4(12) (Pin 3(13) e HIGH) Pin 5(11) e HIGH 8. The retriggerable pulse width is calculated as shown be- low: tW e t a tPLH e KR X CX # 1 a 1 RX J a tPLH TL/F/6611–10 The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns, t W can be approximated as t. Retriggering will not occur if the retrigger pulse comes within & 0.3 C X (ns) after the initial trigger pulse (i.e., during the discharge cycle). 9. Reset OperationÐAn overriding clear (active LOW level) is provided on each one shot. By applying a LOW to the reset, any timing cycle can be terminated or any new cy- cle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the re- set is held LOW. TL/F/6611–11 10. V CC and Ground wiring should conform to good high frequency standards so that switching transients on V CC and Ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1 mF bypass capacitor be- tween V CC and Ground located near the DM9602 is rec- ommended. *For further detailed device characteristics and output performance, please refer to the NSC one-shot application note, AN-366.
Physical Dimensions inches (millimeters) 16-Lead Ceramic Dual-In-Line Package (J) Order Number 9602DMQB 16-Lead Molded Dual-In-Line Package (N) Order Number DM9602N
9602/DM9602 Dual Retriggerable, Resettable One Shots Physical Dimensions inches (millimeters) (Continued) 16-Lead Ceramic Flat Package (W) Order Number 9602FMQB LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant support device or system whose failure to perform can into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life failure to perform, when properly used in accordance support device or system, or to affect its safety or with instructions for use provided in the labeling, can effectiveness. be reasonably expected to result in a significant injury to the user. National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (
a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309 Arlington, TX 76017 Email: cnjwge @ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408 Tel: 1(800) 272-9959 Deutsch Tel: ( a49) 0-180-530 85 85 Tsimshatsui, Kowloon Fax: 1(800) 737-7018 English Tel: ( a49) 0-180-532 78 32 Hong Kong Fran3ais Tel: ( a49) 0-180-532 93 58 Tel: (852) 2737-1600 Italiano Tel: ( a49) 0-180-534 16 80 Fax: (852) 2736-9960 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.