908E425

908E425 FREESCALE | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 49

Technical content

Features

• High-Performance M68HC908EY16 Core
• 16 K Bytes of On-Chip Flash Memory
• 512 Bytes of RAM
• Internal Clock Generation Module
• Two 16-bit, 2-Channel Timers
• 10-Bit Analog-to-Digital Converter
• LIN Physical Layer
• Autonomous Watchdog with Cyclic Wakeup
• Three Two-Pin Hall-Effect Sensor Input Ports
• One Analog Input with Switchable Current Source
• Four Low RDS (ON) Half-Bridge Outputs
• One Low RDS (ON) High-Side Output
• 13 Micro Controller I/Os

Figure 1. 908E425 Simplified Application Diagram

ORDERING INFORMATION

Range (TA) Package MM908E425AIDWB 0°C to 85°C 54 SOICW EP DWB SUFFIX 98ASA10712D 54-PIN SOICWB-EP VSS EVSS VSSA VREFL VDD EVDD VDDA VREFH LIN M M M FGEN PTD1/TACH1 PTE1/RXD RXD PTD0/TACH0/BEMF PTB1/AD1 BEMF SS IRQ_A RST_A IRQ RST PORT C I/OS PORT B I/OS PORT A I/OS PA1 HVDD HS HB4 HB3 HB2 HB1 EP 908E425

4 Half-Bridges

3 Loads

2 Freescale Semiconductor

Figure 2. 908E425 Simplified Internal Block Diagram

64 Bytes

36 Bytes

24 Internal System

10 Bit Analog-to-

Figure 3. 908E425 Pin Connections (Transparent Package Top View) Table 1. 908E425 Pin Definitions A functional description of each pin can be found in the Functional Pin Description section beginning on page 14. are shared with other functional modules in the MCU. are shared with other functional modules in the MCU. This pin is an asynchronous external interrupt input pin. is driven low when any internal reset source is asserted. are shared with other functional modules in the MCU. – 14, 21, 22, 33 NC No Connect Not connected. is shared with other functional modules in the MCU.

4 Freescale Semiconductor

These pins are the ground and power supply pins, respectively. The MCU operates from a single power supply. are shared with other functional modules in the MCU. MCU 51 FLSVPP Test Pin For test purposes only. Do not connect in the application. high-side inrush current limiter PWM frequency. Analog 17 RST_A Internal Reset This pin is the bidirectional reset pin of the analog die. Analog 19 SS Slave Select This pin is the SPI slave select pin for the analog chip. Analog 20 LIN LIN Bus This pin represents the single-wire bus transmitter and receiver. Power Supply Pins These pins are device power supply pins. Power Ground Pins These pins are device power ground connections. Analog 28 HS High-Side Output This output pin is a low RDS(ON) high-side switch. These pins provide inputs for Hall-effect sensors and switches. the embedded microcontroller. Analog 39 PA1 Analog Input This pin is an analog input port with selectable source values. connections (microcontroller and sensors). This pin is the output of LIN transceiver. conducts heat from the chip to the PCB board. Table 1. 908E425 Pin Definitions (continued) A functional description of each pin can be found in the Functional Pin Description section beginning on page 14.

Analog Integrated Circuit Device Data Freescale Semiconductor 5 908E425

ELECTRICAL CHARACTERISTICS

Table 2. Maximum Ratings permanent damage to the device.

1. Transient capability for pulses with a time of t < 0.5 sec.
2. ESD voltage testing is performed in accordance with the Human Body Model (C ZAP = 100 pF, RZAP = 1500 Ω), ESD voltage testing is

Charge Device Model, robotic (CZAP = 4.0 pF).

1. The limiting factor is junction temperatur e, taking into account the power dissipation, thermal resistance, and heat sinking.
2. The temperature of analog and MCU die is strongly linked vi a the package, but can differ in dynamic load conditions, usually because

of higher power dissipation on the analog die. The analog die temperature must not exceed 150°C under these conditions.

1. Pin soldering temperature is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause

malfunction or permanent damage to the device.

Analog Integrated Circuit Device Data

6 Freescale Semiconductor

STATIC ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics microcontroller chip. Characteristics noted under conditions 9.0 V ≤ VSUP ≤ 16 V, 0°C ≤ TJ ≤ 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

1. STOP mode current will increase if V SUP exceeds 15 V.
2. This parameter is guaranteed by proces s monitoring but is not production tested.

Analog Integrated Circuit Device Data Freescale Semiconductor 7 908E425 STATIC ELECTRICAL CHARACTERISTICS SYSTEM RESETS AND INTERRUPTS High-Voltage Reset Threshold Hysteresis VHVRON VHVRH 1.5 V Low-Voltage Reset Threshold Hysteresis VLVRON VLVRH 3.6 4.0 100 4.5 V mV High-Voltage Interrupt Threshold Hysteresis VHVION VHVIH 17.5 1.0 V Low-Voltage Interrupt Threshold Hysteresis VLVION VLVIH 6.5 0.4 8.0 V High-Temperature Reset (8) Threshold Hysteresis TRON TRH 5.0 170 High-Temperature Interrupt (9) Threshold Hysteresis TION TIH 5.0 160 VOLTAGE REGULATOR Normal Mode Output Voltage IOUT = 60 mA, 6.0 V < VSUP < 18 V VDDRUN 4.75 5.0 5.25 V Load Regulation IOUT = 80 mA, VSUP = 9.0 V, TJ = 125°C VLR – – 100 mV STOP Mode Output Voltage (Maximum Output Current 100 µA) VDDSTOP 4.5 4.7 4.9 V LIN PHYSICAL LAYER Output Low Level TXD LOW, 500 Ω Pullup to VSUP VLIN-LOW – – 1.4 V Output High Level TXD HIGH, IOUT = 1.0 µA VLIN-HIGH VSUP - 1.0 – – V Pullup Resistor to VSUP RSLAVE 20 30 60 kΩ Leakage Current to GND Recessive State (- 0.5 V < VLIN < VSUP) IBUS_PAS_rec 0.0 – 20 µA Leakage Current to GND (VSUP Disconnected) Including Internal Pullup Resistor, VLIN @ -18 V Including Internal Pullup Resistor, VLIN @ +18 V IBUS_NO_GND IBUS - 600 µA Notes 8. This parameter is guaranteed by proces s monitoring but is not production tested. 9. High-Temperature Interrupt (HTI) threshold is linked to High-Temperature Reset (HTR) threshold (HTR = HTI + 10°C). Table 3. Static Electrical Characteristics (continued) microcontroller chip. Characteristics noted under conditions 9.0 V ≤ VSUP ≤ 16 V, 0°C ≤ TJ ≤ 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

Analog Integrated Circuit Device Data

8 Freescale Semiconductor

STATIC ELECTRICAL CHARACTERISTICS LIN PHYSICAL LAYER (continued) LIN Receiver Recessive Dominant Threshold Input Hysteresis VIH VIL VITH VIHY

0.6 VLIN

0.0

0.01 VSUP

0.4 VLIN

0.1 VSUP

V LIN Wake-Up Threshold VWTH – VSUP / 2 – V HIGH-SIDE OUTPUT (HS) Switch ON Resistance @ TJ = 25°C with ILOAD = 1.0 A RDS(ON)HS – 600 700 mΩ High-Side Overcurrent Shutdown IHSOC 3.9 – 7.0 A HALF-BRIDGE OUTPUTS (HB1:HB4) Switch ON Resistance @ TJ = 25°C with ILOAD = 1.0 A High Side Low Side RDS(ON)HB_HS RDS(ON)HB_LS 425 400 500 500 mΩ High-Side Overcurrent Shutdown IHBHSOC 4 . 0–7 . 5 A Low-Side Overcurrent Shutdown IHBLSOC 2 . 8–7 . 5A Low-Side Current Limitation @ TJ = 25°C Current Limit 1 (CLS2 = 0, CLS1 = 1, CLS0 = 1) Current Limit 2 (CLS2 = 1, CLS1 = 0, CLS0 = 0) Current Limit 3 (CLS2 = 1, CLS1 = 0, CLS0 = 1) Current Limit 4 (CLS2 = 1, CLS1 = 1, CLS0 = 0) Current Limit 5 (CLS2 = 1, CLS1 = 1, CLS0 = 1) ICL1 ICL2 ICL3 ICL4 ICL5 210 300 450 600 260 370 550 740 315 440 650 880 mA Half-Bridge Output HIGH Threshold for BEMF Detection VBEMFH –- 3 00 V Half-Bridge Output LOW Threshold for BEMF Detection VBEMFL – - 60 - 5.0 mV Hysteresis for BEMF Detection VBEMFHY –3 0– m V Low-Side Current-to-Voltage Ratio (VADOUT [V] / IHB [A]) CSA = 1 CSA = 0 RATIOH RATIOL 7.0 1.0 2.0 3.0 V/A SWITCHABLE VDD OUTPUT (HVDD) Overcurrent Shutdown Threshold IHVDDOCT 24 30 40 mA VSUP DOWN-SCALER Voltage Ratio (RATIOVSUP = VSUP / VADOUT) RATIOVSUP 4.8 5.1 5.35 – INTERNAL DIE TEMPERATURE SENSOR Voltage / Temperature Slope STtoV –1 9– m V / ° C Output Voltage @ 25°C VT25 1.7 2.1 2.5 V microcontroller chip. Characteristics noted under conditions 9.0 V ≤ VSUP ≤ 16 V, 0°C ≤ TJ ≤ 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

Analog Integrated Circuit Device Data Freescale Semiconductor 9 908E425 STATIC ELECTRICAL CHARACTERISTICS HALL-EFFECT SENSOR INPUTS (H1: H3) Output Voltage VSUP < 16.2 V VSUP > 16.2 V VHALL1 VHALL2 VSUP - 1.2 V Sense Current Threshold Hysteresis IHSCT IHSCH 6.9 8.8 0.88 mA Output Current Limitation IHL – 90 – mA Overcurrent Warning HP_OCF Flag Threshold] VHPOCT – 3.0 – V Dropout Voltage @ ILOAD = 15 mA VHPDO – 0.5 – V ANALOG INPUT (PA1) Current Source PA1 CSSEL1 = 1, CSSEL0 = 1 ICSPA1 570 670 770 µA Selectable Scaling Factor Current Source PA1 (I(N) = ICSPA1* N) CSSEL1 = 0, CSSEL0 = 0 CSSEL1 = 0, CSSEL0 = 1 CSSEL1 = 1, CSSEL0 = 0 NCSPA1-0 NCSPA1-1 NCSPA1-2 8.5 28.5 58.5 11.5 31.5 61.5 microcontroller chip. Characteristics noted under conditions 9.0 V ≤ VSUP ≤ 16 V, 0°C ≤ TJ ≤ 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

Analog Integrated Circuit Device Data

10 Freescale Semiconductor

DYNAMIC ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS Table 4. Dynamic Electrical Characteristics microcontroller chip. Characteristics noted under conditions 9.0 V ≤ VSUP ≤ 16 V, 0°C ≤ TJ ≤ 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.

1. All LIN characteristics are for initial LIN slew rate selection (20 kBaud) (SRS0 : SRS1= 00).

Analog Integrated Circuit Device Data Freescale Semiconductor 11 908E425 Table 5. Microcontroller Description For a detailed microcontroller description, refer to the MC68HC908EY16 data sheet.

Analog Integrated Circuit Device Data

12 Freescale Semiconductor

Figure 4. LIN Timing Description Figure 5. LIN Slew Rate Description

0.9 VSUP

0.4 VSUP

0.6 VSUP

0.8 VSUP

0.2 VSUP

Analog Integrated Circuit Device Data

14 Freescale Semiconductor

The 908E425 device was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E425 is well suited to perform complete mirror, door lock, and light-levelling control all via a three-wire LIN bus. This device combines an standard HC08 MCU core (68HC908EY16) with flash memory together with a SMARTMOS ™ IC chip. The SMARTMOS™ IC chip combines power and control in one chip. Power switches are provided on the SMARTMOS™ IC configured as half-bridge outputs with one high-side switch. Other ports are also provided; they include Hall-effect sensor input ports, analog input ports, and a selectable HVDD pin. An internal voltage regulator is provided on the SMARTMOS™ IC chip, which provides power to the MCU chip. Also included in this device is a LIN physical layer, which communicates using a single wire. This enables the device to be compatible with three-wire bus systems, where one wire is used for communication, one for battery, and the third for ground. FUNCTIONAL PIN DESCRIPTION See Figure 1 for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on Figure 3 for a depiction of the pin locations on the package. PORT A I /O PINS (PTA0:4) These pins are special-function, bidirectional I/O port pins that are shared with other functional modules in the MCU. PTA0 : PTA4 are shared with the keyboard interrupt pins, KBD0 : KBD4. The PTA5/SPSCK pin is not accessible in this device and is internally connected to the SPI clock pin of the analog die. The PTA6/SS pin is likewise not accessible. For details refer to the 68HC908EY16 datasheet. PORT B I/O PINS (PTB1, PTB3:7) These pins are special-function, bidirectional I/O port pins that are shared with other functional modules in the MCU. All pins are shared with the ADC module. The PTB6 : PTB7 pins are also shared with the Timer B module. PTB0/AD0 is internally connected to the ADOUT pin of the analog die, allowing diagnostic measurements to be calculated; e.g., current recopy, V SUP, etc. The PTB2/AD2 pin is not accessible in this device. For details refer to the 68HC908EY16 datasheet. PORT C I/O PINS (PTC2:4) These pins are special-function, bidirectional I/O port pins that are shared with other functional modules in the MCU. For example, PTC2 : PTC4 are shared with the ICG module. PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI pins of the analog die. For details refer to the 68HC908EY16 datasheet. PORT D I /O PINS (PTD0:1) PTD1/ TACH1 and PTD0/ TACH0/BEMF are special- function, bidirectional I /O port pins that can also be programmed to be timer pins. In step motor applications the PTD0 pin should be connected to the BEMF output of the analog die in order to evaluate the BEMF signal with a special BEMF module of the MCU. PTD1 pin is recommended for use as an output pin for generating the FGEN signal (PWM signal) if required by the application. PORT E I /O PIN (PTE1) PTE1/ RXD and PTE0/ TXD are special-function, bidirectional I/O port pins that can also be programmed to be enhanced serial communication. PTE0/TXD is internally connected to the TXD pin of the analog die. The connection for the receiver must be done externally. EXTERNAL INTERRUPT PIN (IRQ) The IRQ pin is an asynchronous external interrupt pin. This pin contains an internal pull-up resistor that is always activated, even when the IRQ pin is pulled LOW. For details refer to the 68HC908EY16 datasheet. EXTERNAL RESET PIN (RST) A Logic [0] on the RST pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted. This pin contains an internal pull-up resistor that is always activated, even when the reset pin is pulled LOW. For details refer to the 68HC908EY16 datasheet.

Analog Integrated Circuit Device Data Freescale Semiconductor 15 908E425 FUNCTIONAL DESCRIPTION FUNCTIONAL PIN DESCRIPTION CURRENT LIMITATION FREQUENCY INPUT PIN (FGEN) Input pin for the half-bridge current limitation and the high- side inrush current limiter PWM frequency. This input is not a real PWM input pin; it should just supply the period of the PWM. The duty cycle will be generate automatically. Important The recommended FGEN frequency should be in the range of 0.1 kHz to 20 kHz. BACK ELECTROMAGNETIC FORCE OUTPUT PIN (BEMF) This pin gives the user information about back electromagnetic force (BEMF). This feature is mainly used in step motor applications for detecting a stalled motor. In order to evaluate this signal the pin must be directly connected to pin PTD0 / TACH0 / BEMF. RESET PIN (RST_A) RST_A is the bidirectional reset pin of the analog die. It is an open drain with pull-up resistor and must be connected to the RST pin of the MCU. INTERRUPT PIN (IRQ_A) IRQ_A is the interrupt output pin of the analog die indicating errors or wake-up events. It is an open drain with pull-up resistor and must be connected to the IRQ pin of the MCU. SLAVE SELECT PIN (SS) This pin is the SPI Slave Select pin for the analog chip. All other SPI connections are done internally. SS must be connected to PTB1 or any other logic I /O of the microcontroller. LIN BUS PIN (LIN) The LIN pin represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification. HALF-BRIDGE OUTPUT PINS (HB1: HB4) The 908E425 device includes power MOSFETs configured as four half-bridge driver outputs. The HB1: HB4 outputs may be configured for step motor drivers, DC motor drivers, or as high-side and low-side switches. The HB1: HB4 outputs are short-circuit and overtemperature protected, and they feature current recopy, current limitation, and BEMF generation. Current limitation and recopy are done on the low-side MOSFETs. POWER SUPPLY PINS (VSUP1: VSUP3) VSUP1: VSUP3 are device power supply pins. The nominal input voltage is designed for operation from 12 V systems. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high-side output driver, multiple VSUP pins are provided. All VSUP pins must be connected to get full chip functionality. POWER GROUND PINS (GND1 AND GND2) GND1 and GND2 are device power ground connections. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high-side output driver, multiple pins are provided. GND1 and GND2 pins must be connected to get full chip functionality. HIGH-SIDE OUTPUT PIN (HS) The HS output pin is a low RDS(ON) high-side switch. The switch is protected against overtemperature and overcurrent. The output is capable of limiting the inrush current with an automatic PWM generation using the FGEN module. SWITCHABLE VDD OUTPUT PIN (HVDD) The HVDD pin is a switchable VDD output for driving resistive loads requiring a regulated 5.0 V supply; e.g., 3-pin Hall-effect sensors. The output is short-circuit protected. HALL-EFFECT SENSOR INPUT PINS (H1: H3) The Hall-effect sensor input pins H1: H3 provide inputs for Hall-effect sensors and switches. + 5.0 V VOLTAGE REGULATOR OUTPUT PIN (VDD) The VDD pin is needed to place an external capacitor to stabilize the regulated output voltage. The VDD pin is intended to supply the embedded microcontroller. Important The VDD pin should not be used to supply other loads; use the HVDD pin for this purpose. The VDD, EVDD, VDDA, and VREFH pins must be connected together. ANALOG INPUT PIN (PA1) This pin is an analog input port with selectable current source values. VOLTAGE REGULATOR GROUND PIN (VSS) The VSS pin is the ground pin for the connection of all non- power ground connections (microcontroller and sensors). Important VSS, EVSS, VSSA, and VREFL pins must be connected together. LIN TRANSCEIVER OUTPUT PIN (RXD) This pin is the output of LIN transceiver. The pin must be connected to the microcontroller’s Enhanced Serial Communications Interface (ESCI) module (RXD pin).

Analog Integrated Circuit Device Data

16 Freescale Semiconductor

FUNCTIONAL PIN DESCRIPTION ADC REFERENCE PINS (VREFL AND VREFH) VREFL and VREFH are the reference voltage pins for the ADC. It is recommended that a high-quality ceramic decoupling capacitor be placed between these pins. Important VREFH is the high reference supply for the ADC and should be tied to the same potential as VDDA via separate traces. VREFL is the low reference supply for the ADC and should be tied to the same potential as VSS via separate traces. For details refer to the 68HC908EY16 datasheet. ADC SUPPLY PINS (VDDA AND VSSA) VDDA and VSSA are the power supply pins for the analog- to-digital converter (ADC). It is recommended that a high- quality ceramic decoupling capacitor be placed between these pins. Important VDDA is the supply for the ADC and should be tied to the same potential as EVDD via separate traces. VSSA is the ground pin for the ADC and should be tied to the same potential as EVSS via separate traces. For details refer to the 68HC908EY16 datasheet. MCU POWER SUPPLY PINS (EVDD AND EVSS) EVDD and EVSS are the power supply and ground pins. The MCU operates from a single power supply. Fast signal transitions on MCU pins place high, short- duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. For details refer to the 68HC908EY16 datasheet. TEST PIN (FLSVPP) This pin is for test purposes only. This pin should be either left open (not connected) or connected to GND. EXPOSED PAD PIN The exposed pad pin on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground potential.

Analog Integrated Circuit Device Data Freescale Semiconductor 17 908E425 FUNCTIONAL DEVICE OPERATION OPERATIONAL MODES FUNCTIONAL DEVICE OPERATION OPERATIONAL MODES INTERRUPTS The 908E425 has seven different interrupt sources as described in the following paragraphs. The interrupts can be disabled or enabled via the SPI. After reset all interrupts are automatically disabled. LOW-VOLTAGE INTERRUPT The Low-Voltage Interrupt (LVI) is related to the external supply voltage, VSUP. If this voltage falls below the LVI threshold, it will set the LVI flag. If the low-voltage interrupt is enabled, an interrupt will be initiated. With LVI the H-Bridges (high-side MOSFET only) and the high-side driver are switched off. All other modules are not influenced by this interrupt. During STOP mode the LVI circuitry is disabled. HIGH-VOLTAGE INTERRUPT The High-Voltage Interrupt (HVI) is related to the external supply voltage, VSUP. If this voltage rises above the HVI threshold, it will set the HVI flag. If the High-Voltage Interrupt is enabled, an interrupt will be initiated. With HVI the H-Bridges (high-side MOSFET only) and the high-side driver are switched off. All other modules are not influenced by this interrupt. During STOP mode the HVI circuitry is disabled. HIGH-TEMPERATURE INTERRUPT The High-Temperature Interrupt (HTI) is generated by the on-chip temperature sensors. If the chip temperature is above the HTI threshold, the HTI flag will be set. If the High- Temperature Interrupt is enabled, an interrupt will be initiated. During STOP mode the HTI circuitry is disabled. AUTONOMOUS WATCHDOG INTERRUPT (AWD ) Refer to Autonomous Watchdog Autonomous Watchdog (AWD) on page 37. LIN INTERRUPT If the LINIE bit is set, a falling edge on the LIN pin will generate an interrupt. During STOP mode this interrupt will initiate a system wake-up. HALL-EFFECT SENSOR INPUT PIN INTERRUPT If the PHIE bit is set, the enabled Hall-Effect Sensor input pins H1: H3 can generate an interrupt if a current above the threshold is detected. During STOP mode this interrupt, combined with the cyclic wake-up feature of the AWD, can wake up the system. Refer to pin HALL-EFFECT SENSOR INPUT PINS (H1: H3). OVERCURRENT INTERRUPT If an overcurrent condition on a half-bridge occurs, the high-side or the HVDD output is detected and the OCIE bit is set and an interrupt generated. SYSTEM WAKE-UP System wake-up can be initiated by any of four events:

• A falling edge on the LIN pin
• A wake-up signal from the AWD
• A Logic [1] at Hall-effect sensor input pin during cyclic check via AWD
• An LVR condition If one of these wake-up events occurs and the interrupt mask bit for this event is set, the interrupt will wake-up the microcontroller as well as the main voltage regulator (MREG) (Figure 8

18 Freescale Semiconductor

Figure 8. STOP Mode / Wake-Up Procedure

microcontroller and the 908E425.

• SS — Slave Select
• MOSI — Master-Out Slave-In
• MISO — Master-In Slave-Out
• SPSCK — Serial Clock A complete data transfer via the SPI consists of 2 bytes. The master sends address and data, slave system status, and data of the selected address.

Figure 9. SPI Protocol clock edges are present in the active phase of SS. is transferred. SS HIGH forces MISO to high impedance. Contains the address of the desired register. Contains information about a read or a write operation.

• I f R / W = 1, the second byte of master contains no valid information, slave just transmits back register data.
• I f R / W = 0, the master sends data to be written in the second byte, slave sends concurrently contents of selected register prior to write operation, write data is latched in the SMARTMOS™ register on rising edge of SS. PARITY P The parity bit is equal to 0 if the number of 1 bits is an even number contained within R/ W, A4 : A0. If the number of 1 bits is odd, P equals 1. For example, if R/ W = 1, A4 : A0 = 00001, then P equals 0. The parity bit is only evaluated during a write operation. BIT X Not used. MASTER DATA BYTE Contains data to be written or no valid data during a read operation. SLAVE STATUS BYTE Contains the contents of the System Status Register ($0c) independent of whether it is a write or read operation or which register was selected. S7 S6 S5 S4 S3 S2 S1 S0 R/W A4 A3 A2 A1 A0 P X D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 System Status Register Read/Write, Address, Parity Data (Register write) Data (Register read) Rising edge of SPSCK Change MISO/MOSI Output Falling edge of SPSCK Sample MISO/MOSI Input Slave latch register address Slave latch data SS MOSI MISO SPSCK

20 Freescale Semiconductor

Table 6. List of Registers

by writing a Logic [1] to HPF. Reset clears the HPF bit. Writing a Logic [0] to HPF has no effect.

• 1 = State change on the hallflags detected
• 0 = No state change on the hallflags detected STOP MODE An interrupt will be generated when AWDCC is set and a current above the threshold is detected on any enabled Hall- effect sensor input pin. Clear HPF by writing a Logic [1] to HPF. Reset clears the HPF bit. Writing a Logic [0] to HPF has no effect.
• 1 = One or more of the selected Hall-effect sensor input pins had been pulled HIGH
• 0 = None of the selected Hall-effect sensor input pins has been pulled HIGH LIN FLAG BIT (LINF ) This read / write flag is set on the falling edge at the LIN data line. Clear LINF by writing a Logic [1] to LINF. Reset clears the LINF bit. Writing a Logic [0] to LINF has no effect.
• 1 = Falling edge on LIN data line has occurred
• 0 = Falling edge on LIN data line has not occurred since last clear HIGH-TEMPERATURE FLAG BIT (HTF ) This read / write flag is set on a high-temperature condition. Clear HTF by writing a Logic [1] to HTF. If a high-temperature condition is still present while writing a Logic [1] to HTF, the writing has no effect. Therefore, a high-temperature interrupt cannot be lost due to inadvertent clearing of HTF. Reset clears the HTF bit. Writing a Logic [0] to HTF has no effect.
• 1 = High-temperature condition has occurred
• 0 = High-temperature condition has not occurred LOW-VOLTAGE FLAG BIT (LVF ) This read / write flag is set on a low-voltage condition. Clear LVF by writing a Logic [1] to LVF. If a low-voltage condition is still present while writing a Logic [1] to LVF, the writing has no effect. Therefore, a low-voltage interrupt cannot be lost due to inadvertent clearing of LVF. Reset clears the LVF bit. Writing a Logic [0] to LVF has no effect.
• 1 = Low-voltage condition has occurred
• 0 = Low-voltage condition has not occurred HIGH-VOLTAGE FLAG BIT (HVF ) This read / write flag is set on a high-voltage condition. Clear HVF by writing a Logic [1] to HVF. If high-voltage condition is still present while writing a Logic [1] to HVF, the writing has no effect. Therefore, a high-voltage interrupt cannot be lost due to inadvertent clearing of HVF. Reset clears the HVF bit. Writing a Logic [0] to HVF has no effect.
• 1 = High-voltage condition has occurred
• 0 = High-voltage condition has not occurred OVERCURRENT FLAG BIT (OCF ) This read-only flag is set on an overcurrent condition. Reset clears the OCF bit. To clear this flag, write a Logic [1] to the appropriate overcurrent flag in the SYSSTAT Register. See Figure 10 ,illustrating the three signals triggering the OCF.
• 1 = High-current condition has occurred
• 0 = High-current condition has not occurred

Figure 10. Principal Implementation for OCF

Analog Integrated Circuit Device Data

22 Freescale Semiconductor

FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS INTERRUPT MASK REGISTER (IMR) HALL-EFFECT SENSOR INPUT PIN INTERRUPT ENABLE BIT (HPIE ) This read / write bit enables CPU interrupts by the Hall- effect sensor input pin flag, HPF. Reset clears the HPIE bit.

• 1 = Interrupt requests from HPF flag enabled
• 0 = Interrupt requests from HPF flag disabled LIN LINE INTERRUPT ENABLE BIT (LINIE ) This read / write bit enables CPU interrupts by the LIN flag, LINF. Reset clears the LINIE bit.
• 1 = Interrupt requests from LINF flag enabled
• 0 = Interrupt requests from LINF flag disabled HIGH-TEMPERATURE INTERRUPT ENABLE BIT (HTIE ) This read / write bit enables CPU interrupts by the high- temperature flag, HTF. Reset clears the HTIE bit.
• 1 = Interrupt requests from HTF flag enabled
• 0 = Interrupt requests from HTF flag disabled LOW-VOLTAGE INTERRUPT ENABLE BIT (LVIE ) This read / write bit enables CPU interrupts by the low- voltage flag, LVF. Reset clears the LVIE bit.
• 1 = Interrupt requests from LVF flag enabled
• 0 = Interrupt requests from LVF flag disabled HIGH-VOLTAGE INTERRUPT ENABLE BIT (HVIE ) This read / write bit enables CPU interrupts by the high- voltage flag, HVF. Reset clears the HVIE bit.
• 1 = Interrupt requests from HVF flag enabled
• 0 = Interrupt requests from HVF flag disabled OVERCURRENT INTERRUPT ENABLE BIT (OCIE ) This read / write bit enables CPU interrupts by the overcurrent flag, OCF. Reset clears the OCIE bit.
• 1 = Interrupt requests from OCF flag enabled
• 0 = Interrupt requests from OCF flag disabled Register Name and Address: IMR - $04 Bits 7 6 5 4 3 2 1 0 Read 0 HPIE LINIE HTIE LVIE HVIE OCIE 0 Write Reset 0 0 0 0 0 0 0 0

Analog Integrated Circuit Device Data

24 Freescale Semiconductor

FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS HIGH-VOLTAGE RESET ENABLE BIT (HVRE) This read / write bit enables resets on high-voltage conditions. Reset clears the HVRE bit.

• 1 = High-voltage reset enabled
• 0 = High-voltage reset disabled HIGH-TEMPERATURE RESET ENABLE BIT (HTRE ) This read / write bit enables resets on high-temperature conditions. Reset clears the HTRE bit.
• 1 = High-temperature reset enabled
• 0 = High-temperature reset disabled ANALOG DIE I / OS LIN PHYSICAL LAYER The LIN bus pin provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification. The LIN driver is a low-side MOSFET with internal current limitation and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pull- up components are required for the application in a slave node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed. The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance. The LIN transmitter circuitry is enabled by setting the PSON bit in the System Control Register (SYSCTL). If the transmitter works in the current limitation region, the LINCL bit in the System Status Register (SYSSTAT) is set. Due to excessive power dissipation in the transmitter, software is advised to monitor this bit and turn the transmitter off immediately. TXD PIN The TXD pin is the MCU interface to control the state of the LIN transmitter (see Figure 1). When TXD is LOW, LIN output is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off. The TXD pin has an internal pull-up current source in order to set the LIN bus in recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down. RXD PIN The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD. STOP MODE / WAKE-UP FEATURE During STOP mode operation the transmitter of the physical layer is disabled. The receiver pin is still active and able to detect wake-up events on the LIN bus line. If LIN interrupt is enabled (LINIE bit in the Interrupt Mask Register is set), a falling edge on the LIN line causes an interrupt. This interrupt switches on the main voltage regulator and generates a system wake-up. ANALOG MULTIPLEXER /ADOUT PIN The ADOUT pin is the analog output interface to the ADC of the MCU. See Figure 12. An analog multiplexer is used to read seven internal diagnostic analog voltages. CURRENT RECOPY The analog multiplexer is connected to the four low-side current sense circuits of the half-bridges. These sense circuits offer a voltage proportional to the current through the low-side MOSFET. High or low resolution is selectable: 5.0 V / 2.5 A or 5.0 V / 500 mA, respectively. Refer to Half- Bridge Current Recopy on page 32.) ANALOG INPUT PA1 The analog input PA1 is directly connected to the analog multiplexer, permitting analog values from the periphery to be read. TEMPERATURE SENSOR The 908E425 includes an on-chip temperature sensor. This sensor offers a voltage that is proportional to the actual chip junction temperature. VSUP PRESCALER The VSUP prescaler permits the reading or measurement of the external supply voltage. The output of this voltage is VSUP / RATIOVSUP. The different internal diagnostic analog voltages can be selected with the ADMUX Register. ANALOG MULTIPLEXER CONFIGURATION REGISTER (ADMUX) SS3, SS2, SS1, AND SS0 — A / D INPUT SELECT BITS These read / write bits select the input to the ADC in the microcontroller according to Table 7. Reset clears SS3, SS2, SS1, and SS0 bits. Register Name and Address: ADMUX - $07 Bit s 7 6 5 4 3 2 1 0 Read 0 0 0 0 SS3 SS2 SS1 SS0 Write Reset 0 0 0 0 0 0 0 0

potentiometers or resistor values, etc. multiple switches on one input. Output Register (POUT) is set. Figure 12. Analog Input PA1 and Multiplexer Table 7. Analog Multiplexer Configuration Register Table 8. PA1 Current Source Level Selection Bits

26 Freescale Semiconductor

These read / write bits select the current source values. Reset clears the CSSEL0 : CSSEL1 bits. This read / write bit enables the current source for PA1. Reset clears the CSEN bit (Table 9).

• 1 = HVDD enabled
• 0 = HVDD disabled LAMP DRIVER ON BIT (HS_ON ) This read / write bit enables the Lamp driver. Reset clears the HS_ON bit.
• 1 = Lamp driver enabled
• 0 = Lamp driver disabled HALL-EFFECT SENSOR INPUT PINS (H1: H3) FUNCTION The Hall-effect sensor input pins provide three inputs for two-pin Hall-effect sensors for detecting stall and position or reading Hall-effect sensor contact switches. The Hall-effect sensor input pins are not influenced by the PSON bit in the System Control Register. Each pin of the Hall-effect sensor can be enabled by setting the HxEN bit in the Hall-Effect Sensor Input Pin Control Register (HACTL). If the pins are enabled, the Hall- effect sensors are supplied with V SUP voltage and the sense circuitry is working. An internal clamp circuity limits the supply voltage to the sensor to 15 V. This sense circuitry monitors the current to VSS. The result of this sense operation is given by the HxF flags in the Hall-Effect Sensor Input Pin Status Register (HASTAT). The flag is set if the sensed current is higher than IHSCT. To prevent noise on this flag, a hysteresis is implemented on these pins. After switching on the Hall-effect sensor input pins (HxEN = 1), the Hall-effect sensors need some time to stabilize the output. In RUN mode the software must wait at least 40 µs between enabling the Hall-effect sensor and reading the hall flag. The Hall-effect sensor input pin works in an dynamic output voltage range from V SUP down to 2.0 V. Below 2.0 V the hallflags are not functional anymore. If the output voltage is below a certain threshold, the Hall-Effect Sensor Input Pin Overcurrent Flag (HP_OCF) in the System Status Register is set. Figures 13 through 15 illustrate the connections to the Hall-effect input sensors. Register Name and Address: POUT - $0b Bit s 7 6 5 4 3 2 1 0 Read 0 0 CSSEL1 CSSEL0 CSEN 0(13) HVDDON HS_ON Write Reset 0 0 0 0 0 0 0 0 Notes 13. This bit must always be set to 0.

Table 9. PA1 Current Source Enable Bit

0 Current Source Off

1 Current Source On

28 Freescale Semiconductor

Figure 15. Hall-Effect Sensor Input Pin Connected to Three-Pin Hall-Effect Sensor The Hall-effect sensor input pins are interrupt capable. operating mode, RUN or Stop. flag should be cleared in order to prevent a wrong interrupt. disabled independent of the state of the HxEN flags. wake-up feature of the AWD (Autonomous Watchdog). wakes up the MCU and starts the main voltage regulator.

• The two-pin Hall-effect sensor input is enabled (HxEN = 1)
• The cyclic wake-up of the AWD is enabled (AWDCC = 1); see Figure 16
• The Hall-effect sensor input pin interrupt is enabled (HPIE = 1) HxEN HxF Sense Circuitry V Hx GND Three-Terminal Hall-Effect Sensor Out Vs GND

Figure 16. Hall-Effect Sensor Input Pin Cyclic Check Wake-Up Feature pins. Reset clears the H3EN : H1EN bits.

• 1 = Hall-effect sensor input pin Hx switched on and sensed
• 0 = Hall-effect sensor input pin Hx disabled HALL-EFFECT SENSOR INPUT PIN STATUS REGISTER (HASTAT) HALL-EFFECT SENSOR INPUT PIN FLAG BITS (H3F : H1F ) These read-only flag bits reflect the input Hx while the Hall- effect sensor input pin Hx is enabled (HxEN = 1). Reset clears the H3F : H1F bits. SPI: AWDCC = 1 GS = 1 STOP IRQ? SPI: Reason for Wakeup Operate STOP MREG AWD Timer Overflow? Switch on Selected Hallport Wait 40 µs Hallport = 1Assert IRQ_A Yes No Yes No Yes No IRQ_A = 0 Start MREG SPI Command Switch off Selected Hallport MREG = Main Voltage Regulator Register Name and Address: HACTL - $08 Bits 7 6 5 4 3 2 1 0 Read 0 0 0 0 0 H3EN H2EN H1EN Write Reset 0 0 0 0 0 0 0 0 Register Name and Address: HASTAT - $09 Bits 7 6 5 4 3 2 1 0 Read 0 0 0 0 0 H3F H2F H1F Write Reset 0 0 0 0 0 0 0 0

30 Freescale Semiconductor

• 1 = Hall-effect sensor input pin current above threshold
• 0 = Hall-effect sensor input pin current below threshold HALF-BRIDGES Outputs HB1 : HB4 provide four low-resistive half-bridge output stages. The half-bridges can be used in H-Bridge, high-side, or low-side configurations. Reset clears all bits in the H-Bridge Output Register (HBOUT) owing to the fact that all half-bridge outputs are switched off. HB1: HB4 output features:
• Short circuit (overcurrent) protection on high-side and low-side MOSFETs
• Current recopy feature (low side MOSFET)
• Overtemperature protection
• Overvoltage and undervoltage protection
• Current limitation feature (low side MOSFET)

Figure 17. Half-Bridge Push-Pull Output Driver high-side MOSFET has a higher priority. the high-side MOSFET did not fall below a certain threshold. These read / write bits turn on the low-side MOSFETs. Reset clears the HBx_L bits.

• 1 = Low-side MOSFET turned on for half-bridge output x High-Side Driver Charge Pump, Overtemperature Protection, Overcurrent Protection Low-Side Driver Current Recopy, Current Limitation, Overcurrent Protection Control On/Off Status On/Off Status Current Limit HBx VSUP GND BEMF Register Name and Address: HBOUT - $01 Bits 7 6 5 4 3 2 1 0 Read HB4_H HB4_L HB3_H HB3_L HB2_H HB2_L HB1_H HB1_L Write Reset 0 0 0 0 0 0 0 0

• 0 = Low-side MOSFET turned off for half-bridge output x HIGH-SIDE ON/OFF BITS (HBX_H ) These read / write bits turn on the high-side MOSFETs. Reset clears the HBx_H bits.
• 1 = High-side MOSFET turned on for half-bridge output x
• 0 = High-side MOSFET turned on for half-bridge output x HALF-BRIDGE CURRENT LIMITATION Each low-side MOSFET offers a current limit or constant current feature. This features is realized by a pulse width modulation on the low-side MOSFET. The pulse width modulation on the outputs is controlled by the FGEN input and the load characteristics. The FGEN input provides the PWM frequency, whereas the duty cycle is controlled by the load characteristics. The recommended frequency range for the FGEN and the PWM is 0.1 kHz to 20 kHz. FUNCTIONALITY Each low-side MOSFET switches off if a current above the selected current limit was detected. The 908E425 offers five different current limits. Refer to Table 10 for current limit values. The low-side MOSFET switches on again if a rising edge on the FGEN input was detected (Figure 18

Figure 18. Half-Bridge Current Limitation

32 Freescale Semiconductor

Figure 19. Offset Chopping for Step Motor Control and switched to the analog multiplexer. selected via bit CSA in the System Control Register.

• CSA = 1: Low resolution selected (500 mA measurement range)
• CSA = 0: High resolution selected (2.5 A measurement range) HALF-BRIDGE BEMF GENERATION The BEMF output is set to 1 if a recirculation current is detected in any half-bridge. This recirculation current flows via the two freewheeling diodes of the power MOSFETs. The BEMF circuitry detects that and generates a HIGH on the BEMF output as long as a recirculation current is detected. This signal provides a flexible and reliable detection of stall in step motor applications. For this the BEMF circuitry takes advantage of the instability of the electrical and mechanical behavior of a step motor when blocked. In addition the signal can be used for open load detection (absence of this signal), see Figure 20 Coil2 Current Coil1 Current Current in VSUP Line FGEN Input (MCU PWM Signal) Coil1….. Coil2….. HB1 HB2 HB3 HB4

Figure 20. BEMF Signal Generation HB_OCF in the System Status Register (SYSSTAT) is set. System Status Register or by reset.

• 1 = Offset chopping enabled
• 0 = Offset chopping disabled Coil Current Voltage on BEMF Signal Register Name and Address: HBCTL - $02 Bits 7 6 5 4 3 2 1 0 Read OFC_EN CSA 0 0 0 CLS2 CLS1 CLS0 Write Reset 0 0 0 0 0 0 0 0

34 Freescale Semiconductor

of the H-Bridges. Reset clears the CSA bit.

• 1 = Current sense amplification set for measuring 0.5 A.
• 0 = Current sense amplification set for measuring 2.5 A. H-BRIDGE CURRENT LIMITATION SELECTION BITS (CLS2 : CLS0) These read / write bits select the current limitation value according to Table 10. Reset clears the CLS2 : CLS0 bits. HIGH-SIDE DRIVER The high-side output is a low-resistive high-side switch targeted for driving lamps. The high side is protected against overtemperature. To limit the high inrush current of bulbs, overcurrent protection circuitry is used to limit the current. The output is enabled with bit PSON in the System Control Register and can be switched on / off with bit HS_ON in the Power Output Register. Figure 21 depicts the high-side switch circuitry and connection to external lamp. HIGH-SIDE OVERVOLTAGE / UNDERVOLTAGE PROTECTION The high-side output pin, HS, is protected against undervoltage / overvoltage conditions. This protection is done by the low- and high-voltage interrupt circuitry. If one of these flags (LVF, HVF) is set, the output is disabled. The overvoltage / undervoltage status flags are cleared and the output re-enabled by writing a Logic [1] to the LVF / HVF flags in the Interrupt Flag Register or by reset. Clearing this flag is useless as long as a high- or low-voltage condition is present.

Figure 21. High-Side Circuitry Table 10. H-Bridge Current Limitation Value Selection

000 N o L i m i t

the part generates a reset and disables all power outputs. automatically switches off and the overcurrent flag is set. Figure 22. Inrush Current Limiter on High-Side Output used for driving external circuitry that requires a VDD voltage. HVI) have no influence on this circuitry. temperature reset is enabled. the System Status Register is set.

36 Freescale Semiconductor

and HVDD output). Reset clears the PSON bit.

• 1 = Power stages enabled.
• 0 = Power stages disabled. LIN SLEW RATE SELECTION BITS (SRS0 : SRS1 ) These read / write bits enable the user to select the appropriate LIN slew rate for different baud rate configurations as shown in Table 11. The high speed slew rates are used, for example, for programming via the LIN and are not intended for use in the application. GO TO STOP MODE BIT (GS ) This write-only bit instructs the 908E425 to power down and go into STOP mode. Reset or CPU interrupt requests clear the GS bit.
• 1 = Power down and go into STOP mode
• 0 = Not in STOP mode SYSTEM STATUS REGISTER (SYSSTAT) HALL-EFFECT SENSOR INPUT PIN OVERCURRENT FLAG BIT (HP_OCF ) This read / write flag is set on an overcurrent condition at one of the Hall-effect sensor input pins. Clear HP_OCF and enable the output by writing a Logic [1] to the HP_OCF flag. Reset clears the HP_OCF bit. Writing a Logic [0] to HP_OCF has no effect.
• 1 = Overcurrent condition on Hall-effect sensor input pin has occurred
• 0 = No overcurrent condition on Hall-effect sensor input pin has occurred LIN CURRENT LIMITATION BIT (LINCL) This read-only bit is set if the LIN transmitter operates in current limitation region. Due to excessive power dissipation in the transmitter, software is advised to turn the transmitter off immediately.
• 1 = Transmitter operating in current limitation region
• 0 = Transmitter not operating in current limitation region HVDD OUTPUT OVERCURRENT FLAG BIT (HVDD_OCF ) This read / write flag is set on an overcurrent condition at the HVDD pin. Clear HVDD_OCF and enable the output by writing a Logic [1] to the HVDD_OCF Flag. Reset clears the HVDD_OCF bit. Writing a Logic [0] to HVDD_OCF has no effect.
• 1 = Overcurrent condition on HVDD has occurred
• 0 = No overcurrent condition on HVDD has occurred HIGH-SIDE OVERCURRENT FLAG BIT (HS_OCF ) This read / write flag is set on an overcurrent condition at the high-side driver. Clear HS_OCF and enable the high-side driver by writing a Logic [1] to HS_OCF. Reset clears the HS_OCF bit. Writing a Logic [0] to HS_OCF has no effect.
• 1 = Overcurrent condition on high-side drivers has occurred
• 0 = No overcurrent condition on high-side drivers has occurred LOW-VOLTAGE BIT (LVF ) This read only bit is a copy of the LVF bit in the Interrupt Flag Register.
• 1 = Low-voltage condition has occurred
• 0 = No low-voltage condition has occurred HIGH-VOLTAGE SENSOR BIT (HVF ) This read-only bit is a copy of the HVF bit in the Interrupt Flag Register.
• 1 = High-voltage condition has occurred
• 0 = No high-voltage condition has occurred H-BRIDGE OVERCURRENT FLAG BIT (HB_OCF ) This read / write flag is set on an overcurrent condition at the H-Bridges. Clear HB_OCF and enable the H-Bridge Register Name and Address: SYSCTL - $03 Bit s 7 6 5 4 3 2 1 0 Read PSON SRS1 SRS0 0 0 0 0 0 Write GS R e s e t 0 0 0 00000

Table 11. LIN Slew Rate Selection Bits

Analog Integrated Circuit Device Data Freescale Semiconductor 37 908E425 FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS driver by writing a Logic [1] to HB_OCF. Reset clears the HB_OCF bit. Writing a Logic [0] to HB_OCF has no effect.

• 1 = Overcurrent condition on H-Bridges has occurred
• 0 = No overcurrent condition on H-Bridges has occurred OVERTEMPERATURE STATUS BIT (HTF ) This read-only bit is a copy of the HTF bit in the Interrupt Flag Register.
• 1 = Overtemperature condition has occurred
• 0 = No overtemperature condition has occurred AUTONOMOUS WATCHDOG (AWD) The Autonomous Watchdog module consists of three functions:
• Watchdog function for the CPU in RUN mode
• Periodic interrupt function in STOP mode
• Cyclic wake-up function in STOP mode The AWD is enabled if AWDIE, AWDRE, or AWDCC in the AWDCTL Register is set. If these bits are cleared, the AWD oscillator is disabled and the watchdog switched off. WATCHDOG The watchdog function is only available in RUN mode. On setting the AWDRE bit, watchdog functionality in RUN mode is activated. Once this function is enabled, it is not possible to disable it via software. If the timer reaches end value and AWDRE is set, a system reset is initiated. Operations of the watchdog function cease in STOP mode. Normal operation will be continued when the system is back to RUN mode. To prevent a watchdog reset, the watchdog timeout counter must be reset before it reaches the end value. This is done by a write to the AWDRST bit in the AWDCTL Register. PERIODIC INTERRUPT Periodic interrupt is only available in STOP mode. It is enabled by setting the AWDIE bit in the AWDCTL Register. If AWDIE is set, the AWD wakes up the system after a fixed period of time. This time period can be selected with bit AWDR in the AWDCTL Register. CYCLIC WAKE-UP The cyclic wake-up feature is only available in STOP mode. If this feature is enabled, the selected Hall-effect sensor input pins are switched on and sensed. If a “1” is detected on one of these inputs and the interrupt for the Hall- effect sensors is enabled, a system wake-up is performed. (Switch on main voltage regulator and assert IRQ_A to the microcontroller). AUTONOMOUS WATCHDOG CONTROL REGISTER (AWDCTL) AUTONOMOUS WATCHDOG RESET BIT (AWDRST) This write-only bit resets the Autonomous Watchdog timeout period. AWDRST always reads 0. Reset clears AWDRST bit.
• 1 = Reset AWD and restart timeout period
• 0 = No effect AUTONOMOUS WATCHDOG RESET ENABLE BIT (AWDRE ) This read / write bit enables resets on AWD time-outs. A reset on the RST_A is only asserted when the device is in RUN mode. AWDRE is one-time setable (write once) after each reset. Reset clears the AWDRE bit.
• 1 = Autonomous watchdog enabled
• 0 = Autonomous watchdog disabled AUTONOMOUS WATCHDOG INTERRUPT ENABLE BIT (AWDIE) This read / write bit enables CPU interrupts by the Autonomous Watchdog timeout flag, AWFD. IRQ_A is only asserted when the device is in STOP mode. Reset clears the AWDIE bit.
• 1 = CPU interrupt requests from AWDF enabled
• 0 = CPU interrupt requests from AWDF disabled AUTONOMOUS WATCHDOG CYCLIC CHECK (AWDCC ) This read / write bit enables the cyclic check of the two-pin Hall-effect sensor and the analog inputs. Reset clears the AWDCC bit.
• 1 = Cyclic check of the Hall-effect sensor and analog port
• 0 = No cyclic check of the Hall-effect sensor and analog port AUTONOMOUS WATCHDOG TIMEOUT FLAG BIT (AWDF) This read / write flag is set when the Autonomous Watchdog has timed out. Clear AWDF by writing a Logic [1] to AWDF. Clearing AWDF also resets the AWD counter and starts a new timeout period. Reset clears the AWDF bit. Writing a Logic [0] to AWDF has no effect.
• 1 = AWD has timed out
• 0 = AWD has not yet timed out Register Name and Address: AWDCTL - $0a Bit s 7 6 5 4 3 2 1 0 Read 00 0 AWDRE AWDIE AWDCC AWDF AWDR Write AWDRST Reset 00 0 0 0 0 0 0

Analog Integrated Circuit Device Data

38 Freescale Semiconductor

FUNCTIONAL DEVICE OPERATION FACTORY TRIMMING AND CALIBRATION AUTONOMOUS WATCHDOG RATE BIT (AWDR ) This read / write bit selects the clock rate of the Autonomous Watchdog. Reset clears the AWDR bit.

• 1 = Fast rate selected (10 ms)
• 0 = Slow rate selected (20 ms) VOLTAGE REGULATOR The 908E425 chip contains a low-power, low-drop voltage regulator to provide internal power and external power for the MCU. The on-chip regulator consist of two elements, the main voltage regulator and the low-voltage reset circuit. The VDD regulator accepts a unregulated input supply and provides a regulated VDD supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin to provide the 5.0 V to the microcontroller. RUN MODE During RUN mode the main voltage regulator is on. It provides a regulated supply to all digital sections. STOP MODE During STOP mode the STOP mode regulator supplies a regulated output voltage. The STOP mode regulator has a very limited output current capability. The output voltage will be lower than the output voltage of the main voltage regulator. FACTORY TRIMMING AND CALIBRATION To enhance the ease-of-use of the 908E425, various parameters (e.g. ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the empty (0xFF) state:
• 0xFD80: 0xFDDF Trim and Calibration Values
• 0xFFFE : 0xFFFF Reset Vector In the event the application uses these parameters, one has to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used. TRIM VALUES Below the usage of the trim values located in the flash memory is explained INTERNAL CLOCK GENERATOR (ICG) TRIM VALUE The internal clock generator (ICG) module is used to create a stable clock source for the microcontroller without using any external components. The untrimmed frequency of the low-frequency base clock (IBASE), will vary as much as ±25 percent due to process, temperature, and voltage dependencies. To compensate for these dependencies a ICG trim values is located at address $FDC2. After trimming the ICG is a range of typ. ±2% (±3% max.) at nominal conditions (filtered (100 nF) and stabilized (4.7 µF) V DD =

5.0 V, TAmbient~25°C) and will vary over temperature and

voltage (VDD) as indicated in the 68HC908EY16 datasheet. To trim the ICG this values has to be copied to the ICG Trim Register ICGTR at dress $38 of the MCU. Important The value has to copied after every reset.

• nominal 12 V rather than 5.0 V or 3.0 V supply
• high voltage V TST might be applied not only to IRQ pin, but IRQ_A pin For a detailed information on the MCU related development support see the MC68HC908EY16 datasheet - section development support. The programming is principally possible at two stages in the manufacturing process - first on chip level, before the IC is soldered onto a pcb board and second after the IC is soldered onto the pcb board. CHIP LEVEL PROGRAMMING On Chip level the easiest way is to only power the MCU with +5.0 V (see Figure 23) and not to provide the analog chip with VSUP, in this setup all the analog pinpin should be left open (e.g. VSUP[1:3]) and interconnections between MCU and analog die have to be separated (e.g. IRQ - IRQ_A). This mode is well described in the MC68HC908EY16 datasheet - section development support. Of course its also possible to supply the whole system with Vsup (12 V) instead as described in Figure 24, page 40.

Figure 23. Normal Monitor Mode Circuit (MCU only)

40 Freescale Semiconductor

Figure 24. Normal Monitor Mode Circuit Table 12. Monitor Mode Signal Requirements and Options

1. PTA0 must have a pullup resistor to V DD in monitor mode
2. External clock is a 4.9152 MHz, 9.8304 MHz or 19.6608 MHz canned oscillator on OCS1
3. Communication speed with external clock is depending on external clock value. Baud rate is bus frequency / 256
4. V TST is a high voltage VDD + 3.5 V ≤ VTST ≤ VDD + 4.5 V

42 Freescale Semiconductor

Figure 26. PCB Layout Recommendations Table 13. Component Value Recommendation C2 100 nF, SMD Ceramic Close (<5 mm) to VSUP1, VSUP2 pins with good ground return. should be connected right at the C3. C5 180 pF, SMD Ceramic Close (<5mm) to LIN pin. Total Capacitance per LIN node has to be below 220 pF.

1. Freescale does not assume liability, endorse , or want components from external manufactures that are referenced in circuit drawings
2. Components are recommended to improve EMC and ESD performance.

Analog Integrated Circuit Device Data Freescale Semiconductor 43 908E425 PACKAGING PACKAGING DIMENSIONS PACKAGING PACKAGING DIMENSIONS Important: For the most current revision of the package, visit www.freescale.com and perform a keyword search on 98ASA10712D. DWB SUFFIX 54-PIN PLASTIC PACKAGE 98ASA10712D ISSUE 0

Analog Integrated Circuit Device Data

44 Freescale Semiconductor

application and packaging information is provided in the data sheet. temperatures, TJ1 and TJ2, and a thermal resistance matrix with RθJAmn. temperature while only heat source 1 is heating with P1. RθJ21 and RθJ22, respectively. Figure 27. Thermal Land Pattern for Direct Thermal Table 14. Thermal Performance Comparison

1. Per JEDEC JESD51-2 at natural convection, still air
2. 2s2p thermal test board per JEDEC JESD51-7and
3. Per JEDEC JESD51-8, with the board temperature on the

center trace near the power outputs.

1. Single layer thermal test board per JEDEC JESD51-3 and
2. Thermal resistance between the die junction and the

exposed pad, “infinite” heat sink attached to exposed pad.

46 Freescale Semiconductor

Figure 28. Thermal Test Board where the junction temperature is sensed. Table 15. Thermal Resistance Performance

Analog Integrated Circuit Device Data

48 Freescale Semiconductor

REVISION HISTORY

REVISION DATE DESCRIPTION OF CHANGES 1.0 8/2006 • Initial Release

Rev. 1.0 RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale’s Environmental Products program, go to http:// www.freescale.com/epp. Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should a Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2006. All rights reserved. How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center

2 Dai King Street

Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P .O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com