89HPES24NT6AG2

89HPES24NT6AG2 RENESAS | Alldatasheet

Document overview

• Manufacturer or author: Integrated Device Technology
• PDF pages: 35

Technical content

Features

 High Performance Non-Blocking Switch Architecture – 24-lane, 6-port PCIe switch with flexible port configuration – Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s Gen1 operation – Delivers up to 24 GBps (192 Gbps) of switching capacity – Supports 128 Bytes to 2 KB maximum payload size – Low latency cut-through architecture – Supports one virtual channel and eight traffic classes  Port Configurability – Six x4 ports – Automatic per port link width negotiation 4 x2  x1) – Crosslink support – Automatic lane reversal – Per lane SerDes configuration

• De-emphasis
• Receive equalization
• Drive strength  Innovative Switch Partitioning Feature – Supports up to 6 fully independent switch partitions – Logically independent switches in the same device – Configurable downstream port device numbering – Supports dynamic reconfiguration of switch partitions
• Dynamic port reconfigurat ion — downstream, upstream, non-transparent bridge
• Dynamic migration of ports between partitions
• Movable upstream port within and between switch partitions  Non-Transparent Bridging (NTB) Support – Supports up to 6 NT endpoints per switch, each endpoint can communicate with other switch partitions or external PCIe domains or CPUs – 6 BARs per NT Endpoint
• Bar address translation
• All BARs support 32/64-bit base and limit address translation
• Two BARs (BAR2 and BAR4) support look-up table based address translation – 32 inbound and outbound doorbell registers – 4 inbound and outbound message registers – Supports up to 64 masters – Unlimited number of outstanding transactions  Multicast – Compliant with the PCI-SIG multicast – Supports 64 multicast groups – Supports multicast across non-transparent port – Multicast overlay mechanism support – ECRC regeneration support  Integrated Direct Memory Access (DMA) Controllers – Supports up to 2 DMA upstream ports, each with 2 DMA chan- nels – Supports 32-bit and 64-bit memory-to-memory transfers
• Fly-by translation provides reduced latency and increased performance over buffered approach
• Supports arbitrary source and destination address alignment
• Supports intra- as well as inter-partition data transfers using the non-transparent endpoint – Supports DMA transfers to multicast groups – Linked list descriptor-based operation – Flexible addressing modes
• Linear addressing
• Constant addressing  Quality of Service (QoS) – Port arbitration
• Round robin – Request metering
• IDT proprietary feature that balances bandwidth among switch ports for maximum system throughput – High performance switch core architecture
• Combined Input Output Queued (CIOQ) switch architecture with large buffers  Clocking – Supports 100 MHz and 125 MHz reference clock frequencies – Flexible port clocking modes
• Common clock
• Non-common clock
• Local port clock with SSC (spread spectrum setting) and port reference clock input 89HPES24NT6AG2 Datasheet 24-Lane 6-Port PCIe® Gen2 System Interconnect Switch

IDT 89HPES24NT6AG2 Datasheet 2 of 34 December 17, 2013  Hot-Plug and Hot Swap – Hot-plug controller on all ports

• Hot-plug supported o n all downstream switch ports – All ports support hot-plug us ing low-cost external I 2C I/O expanders – Configurable presence-detect supports card and cable appli- cations – GPE output pin for hot-plug event notification
• Enables SCI/SMI generation for legacy operating system support – Hot-swap capable I/O  Power Management – Supports D0, D3hot and D3 power management states – Active State Power Management (ASPM)
• Supports L0, L0s, L1, L2/L3 Ready, and L3 link states
• Configurable L0s and L1 entry timers allow performance/ power-savings tuning – SerDes power savings
• Supports low swing / half-swing SerDes operation
• SerDes associated with unused ports are turned off
• SerDes associated with unused lanes are placed in a low power state  Reliability, Availability, and Serviceability (RAS) – ECRC support – AER on all ports – SECDED ECC protection on all internal RAMs – End-to-end data path parity protection – Checksum Serial EEPROM content protected – Ability to generate an interrupt (INTx or MSI) on link up/down transitions  Initialization / Configuration – Supports Root (BIOS, OS, or driver), Serial EEPROM, or SMBus switch initialization – Common switch configurations are supported with pin strap- ping (no external components) – Supports in-system Serial EEP ROM initialization/program- ming  On-Die Temperature Sensor – Range of 0 to 127.5 degrees Celsius – Three programmable temperature thresholds with over and under temperature threshold alarms – Automatic recording of maximum high or minimum low temperature  9 General Purpose I/O  Test and Debug – Ability to inject AER errors simplifies in system error handling software validation – On-chip link activity and status outputs available for several ports – Per port link activity and status outputs available using external I2C I/O expander for all remaining ports – Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG  Standards and Compatibility – PCI Express Base Specification 2.1 compliant – Implements the following optional PCI Express features
• Advanced Error Reporting (AER) on all ports
• End-to-End CRC (ECRC)
• Access Control Services (ACS)
• Device Serial Number Enhanced Capability
• Sub-System ID and Sub-System Vendor ID Capability
• Internal Error Reporting
• Multicast
• VGA and ISA enable
• L0s and L1 ASPM
• ARI  Power Supplies – Requires three power supply voltages (1.0V, 2.5V, and 3.3V)  Packaged in a 23mm x 23mm 484-ball Flip Chip BGA with 1mm ball spacing Pr oduct Description With Non-Transparent Bridging functionality and innovative Switch Partitioning feature, the PES24NT6AG2 allows true multi-host or multi- processor communications in a single device. Integrated DMA control- lers enable high-performance system design by off-loading data transfer operations across memories from the processors. Each lane is capable of 5 GT/s link speed in both directions and is fully compliant with PCI Express Base Specification 2.1. A non-transparent bridge (NTB) is required when two PCI Express domains need to communicate to each other. The main function of the NTB block is to initialize and translate addresses and device IDs to allow data exchange across PCI Express domains. The major function- alities of the NTB block are summarized in Table 1.

IDT 89HPES24NT6AG2 Datasheet 3 of 34 December 17, 2013 Block Diagram Figure 1 PES24NT6AG2 Block Diagram SMBus Interface The PES24NT6AG2 contains two SMBus interfaces . The slave interface provides full access to the configuration registers in the P ES24NT6AG2, allowing every configuration regi ster in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES24NT6AG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander. Function Number Description NTB ports Up to 6 Each device can be configured to have up to 8 NTB functions and can support up to 8 CPUs/roots. Mapping table entries Up to 64 for entire device Each device can have up to 64 masters ID for address and ID translations. Mapping windows Six 32-bits or three 64-bits Each NT port has six BARs, where each BAR opening an NT window to another domain. Address translation Direct-address and lookup table trans- lations Lookup-table translation divides the BAR aperture into up to 24 segments, where each segment has independent translation programming and is associated with an entry in a look-up table. Doorbell registers 32 bits Doorbell register is used for event signaling between domains, where an outbound doorbell bit sets a corresponding bit at the inbound doorbell in the other domain. Message registers 4 inbound and out- bound registers of 32-bits Message registers allow mailbox message passing between domains -- message placed in the inbound register will be seen at the outbound register at the other domain. Table 1 Non-Transparent Bridge Function Summary 6-Port Switch Core / 24 Gen2 PCI Express Lanes Frame Buffer Route Table Port Arbitration Scheduler SerDes Phy Logical Layer SerDes Phy Logical Layer SerDes Phy Logical Layer Multiplexer / Demultiplexer Transaction Layer Data Link Layer SerDes Phy Logical Layer SerDes Phy Logical Layer SerDes Phy Logical Layer SerDes Phy Logical Layer Multiplexer / Demultiplexer Transaction Layer Data Link Layer SerDes Phy Logical Layer SerDes Phy Logical Layer SerDes Phy Logical Layer SerDes Phy Logical Layer Multiplexer / Demultiplexer Transaction Layer Data Link Layer SerDes Phy Logical Layer (Port 0) (Port 2) (Port 12)(Ports 4, 6, 8,)

IDT 89HPES24NT6AG2 Datasheet 4 of 34 December 17, 2013 Each of the two SMBus interfaces contain an SMBus clock pin an d an SMBus data pin. In addition, the slave SMBus has SSMBADDR1 a nd SSMBADDR2 pins. As shown in Figure 2, the master and slave SMBuses may only be used in a split configuration. In the split configuration, the master and slave SMBuses operate as two independent buses; thus, mult i-master arbitration is not r equired. The SMBus master int erface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the SMBus lines that connect to th e serial EEPROM and I/O expander slaves. Figure 2 Split SMBus Interface Configuration Hot-Plug Interface The PES24NT6AG2 supports PCI Express Hot- Plug on each downstream port. To reduce the num ber of pins required on the device, the PES24NT6AG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. F ollowing reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES24NT6AG2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES24NT6AG2. In response to an I/O expander interrupt, the PES24NT6AG2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander. General Purpose Input/Output The PES24NT6AG2 provides 9 General Purpos e I/O (GPIO) pins that may be individua lly configured as general purpose inputs, gener al purpose outputs, or alternate functions. All GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM. Pin Description The following tables list the functions of the pins provided on the PES24NT6AG2. Some of the functions listed may be multiplexe d onto the same pin. The active polarity of a signal is defined using a suff ix. Signals ending with an “N” are defined as being active, or asse rted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differential signals end with a suffix “N” or “P.” The differential signal ending in “P” is the positive portion of the differential pair and the differential signal ending in “N” is the negative portion of the differential pair. Note: Pin [x] of a port refers to a lane. For port 0, PE00RN[0] refers to lane 0, PE00RN[1] refers to lane 1, etc. Processor Switch SSMBCLK SSMBDAT MSMBCLK MSMBDAT SMBus Master Other SMBus Devices Serial EEPROM ... Hot-Plug I/O Expander

IDT 89HPES24NT6AG2 Datasheet 5 of 34 December 17, 2013 Signal Type Name/Description PE00RN[3:0] PE00RP[3:0] I PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for port 0. PE00TN[3:0] PE00TP[3:0] O PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for port 0. PE02RN[3:0] PE02RP[3:0] I PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2. PE02TN[3:0] PE02TP[3:0] O PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for port 2. PE04RN[3:0] PE04RP[3:0] I PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pairs for port 4. PE04TN[3:0] PE04TP[3:0] O PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pairs for port 4. PE06RN[3:0] PE06RP[3:0] I PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pairs for port 6. PE06TN[3:0] PE06TP[3:0] O PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pairs for port 6. PE08RN[3:0] PE08RP[3:0] I PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for port 8. PE08TN[3:0] PE08TP[3:0] O PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for port 8. PE12RN[3:0] PE12RP[3:0] I PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for port 12. PE12TN[3:0] PE12TP[3:0] O PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for port 12. Table 2 PCI Express Interface Pins Signal Type Name/Description GCLKN[1:0] GCLKP[1:0] I Global Reference Clock. Differential reference clock input pairs. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic. The frequency of the differential reference clock is determined by the GCLKFSEL signal. Note: Both pairs of the Global Reference Clocks must be connected to and derived from the same clock source. Refer to the Overview section of Chapter 2 in the PES24NT6AG2 User Manual for additional details. P00CLKN P00CLKP I Port Reference Clock. Differential reference clock pair associated with port 0. P02CLKN P02CLKP I Port Reference Clock. Differential reference clock pair associated with port 2. P04CLKN P04CLKP I Port Reference Clock. Differential reference clock pair associated with port 4. Table 3 Reference Clock Pins (Part 1 of 2)

IDT 89HPES24NT6AG2 Datasheet 6 of 34 December 17, 2013 P06CLKN P06CLKP I Port Reference Clock. Differential reference clock pair associated with port 6. P08CLKN P08CLKP I Port Reference Clock. Differential reference clock pair associated with port 8. P12CLKN P12CLKP I Port Reference Clock. Differential reference clock pair associated with port 12. Signal Type Name/Description MSMBCLK I/O Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the master SMBus. It is active and generating the clock only when the EEPROM or I/O Expanders are being accessed. MSMBDAT I/O Master SMBus Data. This bidirectional signal is used for data on the master SMBus. SSMBADDR[2,1] I Slave SMBus Address. These pins determine the SMBus address to which the slave SMBus interface responds. SSMBCLK I/O Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the slave SMBus. SSMBDAT I/O Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus. Table 4 SMBus Interface Pins Signal Type Name/Description GPIO[0] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART0PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition funda- mental reset in the corresponding partition. GPIO[1] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART1PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition funda- mental reset in the corresponding partition. GPIO[2] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART2PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition funda- mental reset in the corresponding partition. 2nd Alternate function pin name: P4LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Up Status output. Table 5 General Purpose I/O Pins (Part 1 of 2) Signal Type Name/Description Table 3 Reference Clock Pins (Part 2 of 2)

IDT 89HPES24NT6AG2 Datasheet 7 of 34 December 17, 2013 GPIO[3] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART3PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition funda- mental reset in the corresponding partition. 2nd Alternate function pin name: P4ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Active Status Output. GPIO[4] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER0 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the correspond- ing failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: P0LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Up Status output. GPIO[5] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: GPEN 1st Alternate function pin type: Output 1st Alternate function: Hot-plug general purpose even output. 2nd Alternate function pin name: P0ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Active Status Output. GPIO[6] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER1 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the correspond- ing failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: FAILOVER3 2nd Alternate function pin type: Input 2nd Alternate function: When this signal changes state and the correspond- ing failover capability is enabled, a failover event is signaled. GPIO[7] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER2 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the correspond- ing failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: P8LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Up Status output. GPIO[8] I/O General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: IOEXPINTN 1st Alternate function pin type: Input 1st Alternate function: IO expander interrupt. 2nd Alternate function pin name: P8ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Active Status Output. Signal Type Name/Description Table 5 General Purpose I/O Pins (Part 2 of 2)

IDT 89HPES24NT6AG2 Datasheet 8 of 34 December 17, 2013 Signal Type Name/Description STK0CFG[0] I Stack 0 Configuration. This pin selects the configuration of stack 0. STK1CFG[0] I Stack 1 Configuration. This pin selects the configuration of stack 1. STK2CFG[0] I Stack 2 Configuration. This pin selects the configuration of stack 2. Table 6 Stack Configuration Pins Signal Type Name/Description CLKMODE[1:0] I Clock Mode. These signals determine the port clocking mode used by ports of the device. GCLKFSEL I Global Clock Frequency Select. These signals select the frequency of the GCLKP and GCLKN signals. 0x0 100 MHz 0x1 125 MHz PERSTN I Fundamental Reset. Assertion of this signal resets all logic inside the device. RSTHALT I Reset Halt. When this signal is asserted during a switch fundamental reset sequence, the switch remains in a quasi-reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the quasi-reset state when the RSTHALT bit is cleared in the SWCTL register by an SMBus master. SWMODE[3:0] I Switch Mode. These configuration pins determine the switch operating mode. These pins should be static and not change following the negation of PERSTN. 0x0 - Single partition 0x1 - Single partition with Serial EEPROM initialization 0x2 - Single partition with Serial EEPROM Jump 0 initialization 0x3 - Single partition with Serial EEPROM Jump 1 initialization 0x4 through 0x7 - Reserved 0x8 - Single partition with reduced latency 0x9 - Single partition with Serial EEPROM initialization and reduced latency 0xA - Multi-partition with Unattached ports 0xB - Multi-partition with Unattached ports and I 2C Reset 0xC - Multi-partition with Unattached ports and Serial EEPROM initialization 0xD - Multi-partition with Unattached ports with I2C Reset and Serial EEPROM initial- ization 0xE - Multi-partition with Disabled ports 0xF - Multi-partition with Disabled ports and Serial EEPROM initialization Table 7 System Pins

IDT 89HPES24NT6AG2 Datasheet 9 of 34 December 17, 2013 Signal Type Name/Description JTAG_TCK I JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle. JTAG_TDI I JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller. JTAG_TDO O JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated. JTAG_TMS I JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller. JTAG_TRST_N I JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board Table 8 Test Pins Signal Type Name/Description REFRES[5:0] Analog External Reference Resistor. Reference for the corresponding SerDes bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection. Each bit of this signal corresponds to a SerDes quad, e.g., REFRES[5] is the reference resistor for SerDes quad 5. REFRESPLL Analog PLL External Reference Resistor. Provides a reference for the PLL bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection. V DDCORE I Core VDD. Power supply for core logic (1.0V). VDDI/O I I/O VDD. LVTTL I/O buffer power supply (3.3V). VDDPEA I PCI Express Analog Power. Serdes analog power supply (1.0V). VDDPEHA I PCI Express Analog High Power. Serdes analog power supply (2.5V). VDDPETA I PCI Express Transmitter Analog Voltage. Serdes transmitter analog power supply (1.0V). VSS I Ground. Table 9 Power, Ground, and SerDes Resistor Pins

IDT 89HPES24NT6AG2 Datasheet 10 of 34 December 17, 2013 Pin Characteristics Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins should not be connected. Function Pin Name Type Buffer I/O Type Internal Resistor1 Notes PCI Express Interface PE00RN[3:0] I PCIe differential2 Serial Link Note: Unused SerDes pins can be left floatingPE00RP[3:0] I PE00TN[3:0] O PE00TP[3:0] O PE02RN[3:0] I PE02RP[3:0] I PE02TN[3:0] O PE02TP[3:0] O PE04RN[3:0] I PE04RP[3:0] I PE04TN[3:0] O PE04TP[3:0] O PE06RN[3:0] I PE06RP[3:0] I PE06TN[3:0] O PE06TP[3:0] O PE08RN[3:0] I PE08RP[3:0] I PE08TN[3:0] O PE08TP[3:0] O PE12RN[3:0] I PE12RP[3:0] I PE12TN[3:0] O PE12TP[3:0] O Reference Clocks GCLKN[1:0] I HCSL Diff. Clock Input Refer to Table 11 Note: Unused port clock pins should be connected to Vss on the board. GCLKP[1:0] I P00CLKN I P00CLKP I P02CLKN I P02CLKP I P04CLKN I Table 10 Pin Characteristics (Part 1 of 2)

IDT 89HPES24NT6AG2 Datasheet 11 of 34 December 17, 2013 Reference Clocks (cont.) P04CLKP I HCSL Diff. Clock Input Refer to Table 11 P06CLKN I P06CLKP I P08CLKN I P08CLKP I P12CLKN I P12CLKP I SMBus MSMBCLK I/O LVTTL STI

3 Note: When unused, these signals must

be pulled up on the board using an external resistor or current source in accordance with the SMBus specifica- tion. MSMBDAT I/O STI SSMBADDR[2,1] I pull-up SSMBCLK I/O STI Note: When unused, these signals must be pulled up on the board using an external resistor or current source in accordance with the SMBus specifica- tion. SSMBDAT I/O STI General Purpose I/O GPIO[8:0] I/O LVTTL STI, High Drive pull-up Unused pins can be left floating. Stack Configuration STK0CFG[0] I LVTTL Input pull-down Unused pins can be left floating.STK1CFG[0] I pull-down STK2CFG[0] I pull-down System Pins CLKMODE[1:0] I LVTTL Input pull-up Unused pins can be left floating.GCLKFSEL I pull-down PERSTN I Schmitt trigger RSTHALT I pull-down Unused pins can be left floating.SWMODE[3:0] I pull-down EJTAG / JTAG JTAG_TCK I LVTTL STI pull-up Unused pins can be left floating.JTAG_TDI I STI pull-up JTAG_TDO O JTAG_TMS I STI pull-up JTAG_TRST_N I STI pull-up SerDes Reference Resis- tors REFRES[5:0] Analog Unused pins should be connected to Vss on the board.REFRESPLL 1. Internal resistor values under typical operating conditions are 92K  for pull-up and 91K for pull-down. 2. All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media. 3. Schmitt Trigger Input (STI). Function Pin Name Type Buffer I/O Type Internal Resistor1 Notes Table 10 Pin Characteristics (Part 2 of 2)

IDT 89HPES24NT6AG2 Datasheet 12 of 34 December 17, 2013 Logic Diagram — PES24NT6AG2 Figure 3 PES24NT6AG2 Logic Diagram JTAG_TCK GPIO[8:0]

9 General Purpose

JTAG_TDI JTAG_TDO JTAG_TMS JTAG_TRST_N JTAG Pins P00CLKN P00CLKP PE00RP[3:0] PE00RN[3:0] PE00TP[3;0] PE00TN[3:0] PE02TP[3:0] PE02TN[3:0] PES24NT6AG2 PCIe Switch SerDes Input Port 0 PCIe Switch SerDes Output Port 2 PCIe Switch SerDes Output Port 0 Global Reference Clocks GCLKN[1:0] GCLKP[1:0] GCLKFSEL VDDCORE VDDI/O VDDPEA Power/Ground VSS VDDPEHA VDDPETA RSTHALTSystem Pins SWMODE[3:0] CLKMODE[1:0] PERSTN SSMBCLK SSMBDAT Slave SMBus Interface SSMBADDR[2,1] STK0CFG[0] STK1CFG[0] STK2CFG[0] Stack Configuration REFRES[5:0] SerDes Reference ResistorsREFRESPLL P02CLKN P02CLKP PE02RP[3:0] PE02RN[3:0] PCIe Switch SerDes Input Port 2 P04CLKN P04CLKP PE04RP[3:0] PE04RN[3:0] PCIe Switch SerDes Input Port 4 P06CLKN P06CLKP PE06RP[3:0] PE06RN[3:0] PCIe Switch SerDes Input Port 6 P08CLKN P08CLKP PE08RP[3:0] PE08RN[3:0] PCIe Switch SerDes Input Port 8 P12CLKN P12CLKP PE12RP[3:0] PE12RN[3:0] PCIe Switch SerDes Input Port 12 PE04TP[3:0] PE04TN[3:0] PCIe Switch SerDes Output Port 4 PE06TP[3:0] PE06TN[3:0] PCIe Switch SerDes Output Port 6 PE08TP[3:0] PE08TN[3:0] PCIe Switch SerDes Output Port 8 PE12TP[3:0] PE12TN[3:0] PCIe Switch SerDes Output Port 12

IDT 89HPES24NT6AG2 Datasheet 13 of 34 December 17, 2013 System Clock Parameters Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 16 and 15. AC Timing Characteristics Parameter Description Condition Min Typical Max Unit RefclkFREQ Input reference clock frequency range 100 125 1 1. The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL. MHz TC-RISE Rising edge rate Differential 0.6 4 V/ns TC-FALL Falling edge rate Differential 0.6 4 V/ns VIH Differential input high voltage Differential +150 mV VIL Differential input low voltage Differential -150 mV voltage Single-ended +250 +550 mV VCROSS-DELTA Variation of VCROSS over all rising clock edges Single-ended +140 mV VRB Ring back voltage margin Differential -100 +100 mV TSTABLE Time before VRB is allowed Differential 500 ps TPERIOD-AVG Average clock period accuracy -300 2800 ppm trum and jitter 9.847 10.203 ns TCC-JITTER Cycle to cycle jitter 150 ps Duty Cycle Duty cycle 40 60 % Rise/Fall Matching Single ended rising Refclk edge rate ver- sus falling Refclk edge rate 20 % ZC-DC Clock source output DC impedance 40 60  Table 11 Input Clock Requirements Parameter Description Gen 1 Gen 2 Units Min1 Typ1 Max1 Min1 Typ1 Max1 PCIe Transmit UI Unit Interval 399.88 400 400.12 199.94 200 200.06 ps T TX-EYE Minimum Tx Eye Width 0.75 0.75 UI TTX-EYE-MEDIAN-to- MAX-JITTER Maximum time between the jitter median and maximum deviation from the median 0.125 UI TTX-RISE, TTX-FALL TX Rise/Fall Time: 20% - 80% 0.125 0.15 UI TTX- IDLE-MIN Minimum time in idle 20 20 UI Table 12 PCIe AC Timing Characteristics (Part 1 of 2)

IDT 89HPES24NT6AG2 Datasheet 14 of 34 December 17, 2013 Note: Refclk jitter compliant to PCIe Gen2 Common Clock architecture is adequate for the GCLKN/P[x] and PE[x]CLKN/P pins of this IDT PCIe switch. This same jitter specification is applicable when interfacing the switch to another IDT switch in a Separate (Non-Common) Clock architecture. TTX-IDLE-SET-TO-IDLE Maximum time to transition to a valid Idle after sending an Idle ordered set 88 n s TTX-IDLE-TO-DIFF- DATA Maximum time to transition from valid idle to diff data 8 8 ns TTX-SKEW Transmitter data skew between any 2 lanes 1.3 1.3 ns TMIN-PULSED Minimum Instantaneous Lone Pulse Width NA 0.9 UI TTX-HF-DJ-DD Transmitter Deterministic Jitter > 1.5MHz Bandwidth NA 0.15 UI TRF-MISMATCH Rise/Fall Time Differential Mismatch NA 0.1 UI PCIe Receive UI Unit Interval 399.88 400 400.12 199.94 200.06 ps T RX-EYE (with jitter) Minimum Receiver Eye Width (jitter tolerance) 0.4 0.4 UI TRX-EYE-MEDIUM TO MAX JITTER Max time between jitter median & max deviation 0.3 UI TRX-SKEW Lane to lane input skew 20 8 ns TRX-HF-RMS 1.5 — 100 MHz RMS jitter (common clock) NA 3.4 ps TRX-HF-DJ-DD Maximum tolerable DJ by the receiver (common clock) NA 88 ps TRX-LF-RMS 10 KHz to 1.5 MHz RMS jitter (common clock) NA 4.2 ps TRX-MIN-PULSE Minimum receiver instantaneous eye width NA 0.6 UI 1. Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1. Signal Symbol Reference Edge Min Max Unit Timing Diagram Reference GPIO GPIO[8:0]1 1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous. Tpw_13b2 2. The values for this symbol were determined by calculation, not by testing. None 50 — ns See Figure 4. Table 13 GPIO AC Timing Characteristics Parameter Description Gen 1 Gen 2 Units Min1 Typ1 Max1 Min1 Typ1 Max1 Table 12 PCIe AC Timing Characteristics (Part 2 of 2)

IDT 89HPES24NT6AG2 Datasheet 15 of 34 December 17, 2013 Figure 4 GPIO AC Timing Waveform Signal Symbol Reference Edge Min Max Unit Timing Diagram Reference JTAG JTAG_TCK Tper_16a none 50.0 — ns See Figure 5. Thigh_16a, Tlow_16a 10.0 25.0 ns JTAG_TMS1, JTAG_TDI 1. The JTAG specification, IEEE 1149.1, recommends that JTAG_T MS should be held at 1 while t he signal applied at JTAG_TRST_N changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state. Tsu_16b JTAG_TCK rising 2.4 — ns Thld_16b 1.0 — ns JTAG_TDO Tdo_16c JTAG_TCK falling — 20 ns Tdz_16c2 2. The values for this symbol were determined by calculation, not by testing. —2 0n s JTAG_TRST_N Tpw_16d 2 none 25.0 — ns Table 14 JTAG AC Timing Characteristics Tpw_13b EXTCLK GPIO (asynchronous input)

IDT 89HPES24NT6AG2 Datasheet 16 of 34 December 17, 2013 Figure 5 JTAG AC Timing Waveform Recommended Operating Temperature Recommended Operating Supply Voltages — Commercial Temperature Grade Temperature Commercial 0 C to +70C Ambient Industrial -40 C to +85C Ambient Table 15 PES24NT6AG2 Operating Temperatures Symbol Parameter Minimum Typical Maximum Unit VDDCORE Internal logic supply 0.9 1.0 1.1 V VDDI/O I/O supply except for SerDes 3.125 3.3 3.465 V VDDPEA1 1. VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC value. PCI Express Analog Power 0.95 1.0 1.1 V VDDPEHA2 2. VDDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value. PCI Express Analog High Power 2.25 2.5 2.75 V VDDPETA1 PCI Express Transmitter Analog Voltage 0.95 1.0 1.1 V VSS Common ground 0 0 0 V Table 16 PES24NT6AG2 Operating Voltages — Commercial Temperature Tpw_16d Tdz_16cTdo_16c Thld_16b Tsu_16b Thld_16b Tsu_16b Tlow_16aTlow_16a Tper_16a Thigh_16a JTAG_TCK JTAG_TDI JTAG_TMS JTAG_TDO JTAG_TRST_N

IDT 89HPES24NT6AG2 Datasheet 17 of 34 December 17, 2013 Recommended Operating Supply Voltages — Industrial Temperature Power-Up/Power-Down Sequence During power supply ramp-up, V DDCORE must remain at least 1.0V below V DDI/O at all times. There are no other power-up sequence require- ments for the various operating supply voltages. The power-down sequence can occur in any order. Power Consumption Typical power is measured under the follow ing conditions: 25°C Ambient, 35% total li nk usage on all ports, typical voltages def ined in Table 16 (and also listed below). Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 16 (and also listed below). Note 1: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in VDDPEA, VDDPEHA, and VDDPETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned- off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table. Note 2: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: VDDPEA, VDDPEHA, and VDDPETA. Symbol Parameter Minimum Typical Maximum Unit VDDCORE Internal logic supply 0.9 1.0 1.1 V VDDI/O I/O supply except for SerDes 3.125 3.3 3.465 V VDDPEA1 1. VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC value. PCI Express Analog Power 0.95 1.0 1.05 V VDDPEHA2 2. VDDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value. PCI Express Analog High Power 2.25 2.5 2.75 V VDDPETA1 PCI Express Transmitter Analog Voltage 0.95 1.0 1.1 V VSS Common ground 0 0 0 V Table 17 PES24NT6AG2 Operating Voltages — Industrial Temperature Number of Active Lanes per Port Core Supply PCIe Analog Supply PCIe Analog High Supply PCIe Transmitter Supply I/O Supply Total Typ 1.0V Max 1.1V Typ 1.0V Max 1.1V Typ 2.5V Max 2.75V Typ 1.0V Max 1.1V Typ 3.3V Max 3.465 Typ Power Max Power x8/x8/x4/x4 (Full Swing) mA 2260 3400 1343 1471 178 178 516 574 3 5 x8/x8/x4/x4 (Half Swing) mA 2260 3400 1155 1265 178 178 268 299 3 5 Table 18 PES24NT6AG2 Power Consumption

IDT 89HPES24NT6AG2 Datasheet 18 of 34 December 17, 2013 Thermal Considerations This section describes thermal considerations for the PES24NT6AG2 (23mm2 FCBGA484 package). The data in Table 19 below contains informa- tion that is relevant to the thermal performance of the PES24NT6AG2 switch. Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the TJ(max) value specified in Table 19. Consequently, the effective junction to ambient thermal resistance (JA) for the worst case scenario must be maintained below the value determined by the formula: JA = (TJ(max) - TA(max))/P Given that the values of TJ(max), TA(max), and P are known, the value of desired JA becomes a known entity to the system designer. How to achieve the desired JA is left up to the board or system designer, but in general, it can be achieved by adding the effects of JC (value provided in Table 19), thermal resistance of the chosen adhesive (CS), that of the heat sink (SA), amount of airflow, and properties of the circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios. Symbol Parameter Value Units Conditions TJ(max) Junction Temperature 125 oCM a x i m u m TA(max) Ambient Temperature 70 oC Maximum for commercial-rated products 85 oC Maximum for industrial-rated products JA(effective) Effective Thermal Resistance, Junction-to-Ambient 15.2 oC/W Zero air flow 8.5 oC/W 1 m/S air flow 7.1 oC/W 2 m/S air flow JB Thermal Resistance, Junction-to-Board 3.1 oC/W JC Thermal Resistance, Junction-to-Case 0.15 oC/W P Power Dissipation of the Device 6.5 Watts Maximum Table 19 Thermal Specifications for PES24NT6AG2, 23x23 mm FCBGA484 Package

IDT 89HPES24NT6AG2 Datasheet 19 of 34 December 17, 2013 Values based on systems running at recommended supply voltages, as shown in Table 16. Note: See Table 10, Pin Characteristics, for a complete I/O listing. I/O Type Parameter Description Gen1 Gen2 Unit Condi- tions Min1 Typ1 Max1 Min1 Typ1 Max1 Serial Link PCIe Transmit VTX-DIFFp-p Differential peak-to-peak output voltage 800 1200 800 1200 mV VTX-DIFFp-p-LOW Low-Drive Differential Peak to Peak Output Voltage 400 1200 400 1200 mV VTX-DE-RATIO- 3.5dB De-emphasized differential output voltage VTX-DE-RATIO- 6.0dB De-emphasized differential output voltage VTX-DC-CM DC Common mode voltage 0 3.6 0 3.6 V VTX-CM-ACP RMS AC peak common mode output voltage 20 mV VTX-CM-DC-active- idle-delta Abs delta of DC common mode voltage between L0 and idle 100 100 mV VTX-CM-DC-line- delta Abs delta of DC common mode voltage between D+ and D- 25 25 mV VTX-Idle-DiffP Electrical idle diff peak output 20 20 mV RLTX-DIFF Transmitter Differential Return loss 10 10 dB 0.05 - 1.25GHz 8 dB 1.25 - 2.5GHz RLTX-CM Transmitter Common Mode Return loss 66 d B ZTX-DIFF-DC DC Differential TX impedance 80 100 120 120  VTX-CM-ACpp Peak-Peak AC Common NA 100 mV VTX-DC-CM Transmit Driver DC Common Mode Voltage 0 3.6 0 3.6 V VTX-RCV-DETECT The amount of voltage change allowed during Receiver Detec- tion 600 600 mV ITX-SHORT Transmitter Short Circuit Current Limit 09 0 9 0 m A Table 20 DC Electrical Characteristics (Part 1 of 3)

IDT 89HPES24NT6AG2 Datasheet 20 of 34 December 17, 2013 Serial Link (cont.) PCIe Receive VRX-DIFFp-p Differential input voltage (peak-to- peak) 175 1200 120 1200 mV RLRX-DIFF Receiver Differential Return Loss 10 10 dB 0.05 - 1.25GHz 8 1.25 - 2.5GHz RLRX-CM Receiver Common Mode Return Loss 66 d B ZRX-DIFF-DC Differential input impedance (DC) 80 100 120 Refer to return loss spec  ZRX--DC DC common mode impedance 40 50 60 40 60  ZRX-COMM-DC Powered down input common mode impedance (DC) 200k 350k 50k  ZRX-HIGH-IMP-DC- POS DC input CM input impedance for V>0 during reset or power down 50k 50k  ZRX-HIGH-IMP-DC- NEG DC input CM input impedance for V<0 during reset or power down 1.0k 1.0k  VRX-IDLE-DET- DIFFp-p Electrical idle detect threshold 65 175 65 175 mV VRX-CM-ACp Receiver AC common-mode peak voltage 150 150 mV V RX-CM-ACp PCIe REFCLK CIN Input Capacitance 1.5 — 1.5 — pF Other I/Os LOW Drive Output I OL —2 . 5— —2 . 5 — m A V OL = 0.4v IOH —- 5 . 5— —- 5 . 5 — m A V OH = 1.5V High Drive Output IOL —1 2 . 0— —1 2 . 0 — m A V OL = 0.4v Schmitt Trig- ger Input (STI) V VIH 2.0 — V DDI/O + 0.5 2.0 — V DDI/O + 0.5 Input V IL -0.3 — 0.8 -0.3 — 0.8 V — VIH 2.0 — V DDI/O + 0.5 2.0 — V DDI/O + 0.5 3.3V Output Low Voltage VOL —— 0 . 4 —0 . 4 V I OL = 8mA for JTAG_TDO and GPIO pins 3.3V Output High Voltage VOH 2.4 — — 2.4 — — V I OH = 8mA for JTAG_TDO and GPIO pins Capacitance C IN — — 8.5 — — 8.5 pF — I/O Type Parameter Description Gen1 Gen2 Unit Condi- tions Min1 Typ1 Max1 Min1 Typ1 Max1 Table 20 DC Electrical Characteristics (Part 2 of 3)

IDT 89HPES24NT6AG2 Datasheet 21 of 34 December 17, 2013 Absolute Maximum Voltage Rating Warning: For proper and reliable operation in adherence with this data s heet, the device should not exceed the recommended operating vol tages in Table 16. The absolute maximum operating voltages in Table 21 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability. SMBus Characterization Leakage Inputs — — + 10 — — + 10 AV DDI/O (max) I/OLEAK W/O Pull-ups/downs —— + 10 — — + 10 AV DDI/O (max) I/OLEAK WITH Pull-ups/downs —— + 80 — — + 80 AV DDI/O (max) 1. Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1. Core Supply PCIe Analog Supply PCIe Analog High Supply PCIe Transmitter Supply I/O Supply Table 21 PES24NT6AG2 Absolute Maximum Voltage Rating Symbol Parameter SMBus 2.0 Char. Data1 Unit 3V 3.3V 3.6V DC Parameter for SDA Pin VIL Input Low 1.16 1.26 1.35 V VIH Input High 1.56 1.67 1.78 V VOL@350uA Output Low 15 15 15 mV IOL@0.4V 23 24 25 mA IPullup Current Source — — — A IIL_Leak Input Low Leakage 0 0 0 A IIH_Leak Input High Leakage 0 0 0 A Table 22 SMBus DC Characterization Data (Part 1 of 2) I/O Type Parameter Description Gen1 Gen2 Unit Condi- tions Min1 Typ1 Max1 Min1 Typ1 Max1 Table 20 DC Electrical Characteristics (Part 3 of 3)

IDT 89HPES24NT6AG2 Datasheet 22 of 34 December 17, 2013 DC Parameter for SCL Pin VIL (V) Input Low 1.11 1.2 1.31 V VIH (V) Input High 1.54 1.65 1.76 V IIL_Leak Input Low Leakage 0 0 0 A IIH_Leak Input High Leakage 0 0 0 A 1. Data at room and hot temperature. Symbol Parameter SMBus @3.3V ±10%1 1. Data at room and hot temperature. Unit Min Max FSCL Clock frequency 5 600 KHz TBUF Bus free time between Stop and Start 3.5 — s THD:STA Start condition hold time 1 — s TSU:STA Start condition setup time 1 — s TSU:STO Stop condition setup time 1 — s THD:DAT Data hold time 1 — ns TSU:DAT Data setup time 1 — ns TTIMEOUT Detect clock low time out — 74.7 ms TLOW 2. TLOW and THIGH are measured at FSCL = 135 kHz. Clock low period 3.7 — s THIGH 2 Clock high period 3.7 — s TF Clock/Data fall time — 72.2 ns TR Clock/Data rise time — 68.3 ns TPOR@10kHz Time which a device must be operational after power-on reset 20 — ms Table 23 SMBus AC Timing Data Symbol Parameter SMBus 2.0 Char. Data1 Unit 3V 3.3V 3.6V Table 22 SMBus DC Characterization Data (Part 2 of 2)

IDT 89HPES24NT6AG2 Datasheet 23 of 34 December 17, 2013 The following table lists the pin numbers and signal names for the PES24NT6AG2 device. Note: Pins labeled NC are No Connection. Pin Function Alt. Pin Function Alt. Pin Function Alt. A1 V SS B5 PE06TN3 C9 REFRES03 A2 V SS B6 PE06TN2 C10 V SS A3 V SS B7 V SS C11 V SS A4 V SS B8 PE06TN1 C12 V SS A5 PE06TP3 B9 PE06TN0 C13 V SS A6 PE06TP2 B10 V SS C14 V SS A7 V SS B11 P06CLKN C15 V SS A8 PE06TP1 B12 GCLKN0 C16 NC A9 PE06TP0 B13 P04CLKN C17 V SS A10 V SS B14 V SS C18 V SS A11 P06CLKP B15 PE04TN3 C19 V SS A12 GCLKP0 B16 PE04TN2 C20 MSMBDAT A13 P04CLKP B17 V SS C21 SSMBDAT A14 V SS B18 PE04TN1 C22 JTAG_TCK A15 PE04TP3 B19 PE04TN0 D1 V DDI/O A16 PE04TP2 B20 PERSTN D2 V SS A17 V SS B21 JTAG_TMS D3 V SS A18 PE04TP1 B22 CLKMODE1 D4 V SS A19 PE04TP0 C1 V SS D5 V SS A20 MSMBCLK C2 V DDI/O D6 V SS A21 JTAG_TDO C3 V SS D7 PE06RN3 A22 JTAG_TRST_N C4 V SS D8 PE06RN2 B1 V SS C5 V SS D9 V SS B2 V SS C6 V SS D10 PE06RN1 B3 V SS C7 V SS D11 PE06RN0 B4 V SS C8 V SS D12 REFRESPLL Table 24 PES24NT6AG2 Signal Pin-Out (Part 1 of 7)

IDT 89HPES24NT6AG2 Datasheet 24 of 34 December 17, 2013 D13 REFRES02 E17 PE04RP1 F21 V SS D14 PE04RN3 E18 PE04RP0 F22 V SS D15 PE04RN2 E19 V DDI/O G1 PE08TP0 D16 V SS E20 P02CLKP G2 PE08TN0 D17 PE04RN1 E21 V DDI/O G3 V SS D18 PE04RN0 E22 V DDI/O G4 PE08RN0 D19 V SS F1 V SS G5 PE08RP0 D20 JTAG_TDI F2 V SS G6 V DDPETA D21 SSMBCLK F3 P08CLKN G7 V DDPEHA D22 SSMBADDR2 F4 V SS G8 V SS E1 V DDI/O F5 V SS G9 V DDPEA E2 V DDI/O F6 V SS G10 V DDPEA E3 P08CLKP F7 V DDPEHA G11 V DDPEA E4 V DDI/O F8 V DDPEHA G12 V DDPEA E5 V SS F9 V DDPETA G13 V DDPEA E6 V SS F10 V DDPETA G14 V DDPEA E7 PE06RP3 F11 V DDPETA G15 V SS E8 PE06RP2 F12 V DDPETA G16 V DDPEHA E9 V SS F13 V DDPETA G17 V DDPETA E10 PE06RP1 F14 V DDPETA G18 PE02RP3 E11 PE06RP0 F15 V DDPEHA G19 PE02RN3 E12 V SS F16 V DDPEHA G20 V SS E13 V SS F17 V SS G21 PE02TN3 E14 PE04RP3 F18 V SS G22 PE02TP3 E15 PE04RP2 F19 V SS H1 PE08TP1 E16 V SS F20 P02CLKN H2 PE08TN1 Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 2 of 7)

IDT 89HPES24NT6AG2 Datasheet 25 of 34 December 17, 2013 H3 V SS J7 V DDPEA K11 V SS H4 PE08RN1 J8 V SS K12 V SS H5 PE08RP1 J9 V DDCORE K13 V DDCORE H6 V DDPETA J10 V DDCORE K14 V DDCORE H7 V DDPEHA J11 V SS K15 V SS H8 V SS J12 V SS K16 V DDPEA H9 V DDCORE J13 V DDCORE K17 REFRES01 H10 V DDCORE J14 V DDCORE K18 PE02RP1 H11 V SS J15 V SS K19 PE02RN1 H12 V SS J16 V DDPEA K20 V SS H13 V DDCORE J17 V DDPETA K21 PE02TN1 H14 V DDCORE J18 V SS K22 PE02TP1 H15 V SS J19 V SS L1 PE08TP3 H16 V DDPEHA J20 V SS L2 PE08TN3 H17 V DDPETA J21 V SS L3 V SS H18 PE02RP2 J22 V SS L4 PE08RN3 H19 PE02RN2 K1 PE08TP2 L5 PE08RP3 H20 V SS K2 PE08TN2 L6 V DDPEA H21 PE02TN2 K3 V SS L7 V DDPEA H22 PE02TP2 K4 PE08RN2 L8 V SS J1 V SS K5 PE08RP2 L9 V DDCORE J2 V SS K6 REFRES04 L10 V DDCORE J3 V SS K7 V DDPEA L11 V DDCORE J4 V SS K8 V SS L12 V DDCORE J5 V SS K9 V DDCORE L13 V DDCORE J6 V DDPETA K10 V DDCORE L14 V DDCORE Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 3 of 7)

IDT 89HPES24NT6AG2 Datasheet 26 of 34 December 17, 2013 L15 V SS M19 V SS P1 PE12TP1 L16 V DDPEA M20 V SS P2 PE12TN1 L17 V DDPEA M21 V SS P3 V SS L18 PE02RP0 M22 V SS P4 PE12RN1 L19 PE02RN0 N1 PE12TP0 P5 PE12RP1 L20 V SS N2 PE12TN0 P6 V DDPETA L21 PE02TN0 N3 V SS P7 V DDPEA L22 PE02TP0 N4 PE12RN0 P8 V SS M1 V SS N5 PE12RP0 P9 V DDCORE M2 V SS N6 REFRES05 P10 V DDCORE M3 V SS N7 V DDPEA P11 V SS M4 V SS N8 V SS P12 V SS M5 V SS N9 V DDCORE P13 V DDCORE M6 V DDPEA N10 V DDCORE P14 V DDCORE M7 V DDPEA N11 V SS P15 V SS M8 V SS N12 V SS P16 V DDPEA M9 V DDCORE N13 V DDCORE P17 V DDPETA M10 V DDCORE N14 V DDCORE P18 PE00RP2 M11 V DDCORE N15 V SS P19 PE00RN2 M12 V DDCORE N16 V DDPEA P20 V SS M13 V DDCORE N17 REFRES00 P21 PE00TN2 M14 V DDCORE N18 PE00RP3 P22 PE00TP2 M15 V SS N19 PE00RN3 R1 V SS M16 V DDPEA N20 V SS R2 V SS M17 V DDPEA N21 PE00TN3 R3 V SS M18 V SS N22 PE00TP3 R4 V SS Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 4 of 7)

IDT 89HPES24NT6AG2 Datasheet 27 of 34 December 17, 2013 R5 V SS T9 V DDPEA U13 V DDPETA R6 V DDPETA T10 V DDPEA U14 V DDPETA R7 V DDPEHA T11 V DDPEA U15 V DDPEHA R8 V SS T12 V DDPEA U16 V DDPEHA R9 V DDCORE T13 V DDPEA U17 V SS R10 V DDCORE T14 V DDPEA U18 PE00RP0 R11 V SS T15 V SS U19 PE00RN0 R12 V SS T16 V DDPEHA U20 V SS R13 V DDCORE T17 V DDPETA U21 PE00TN0 R14 V DDCORE T18 PE00RP1 U22 PE00TP0 R15 V SS T19 PE00RN1 V1 V SS R16 V DDPEHA T20 V SS V2 V SS R17 V DDPETA T21 PE00TN1 V3 P12CLKP R18 V SS T22 PE00TP1 V4 V SS R19 V SS U1 PE12TP3 V5 V SS R20 V SS U2 PE12TN3 V6 NC R21 V SS U3 V SS V7 NC R22 V SS U4 PE12RN3 V8 V SS T1 PE12TP2 U5 PE12RP3 V9 NC T2 PE12TN2 U6 V SS V10 NC T3 V SS U7 V DDPEHA V11 V SS T4 PE12RN2 U8 V DDPEHA V12 V SS T5 PE12RP2 U9 V DDPETA V13 NC T6 V DDPETA U10 V DDPETA V14 NC T7 V DDPEHA U11 V DDPETA V15 V SS T8 V SS U12 V DDPETA V16 NC Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 5 of 7)

IDT 89HPES24NT6AG2 Datasheet 28 of 34 December 17, 2013 V17 NC W21 V DDI/O AA3 SWMODE1 V18 V SS W22 V DDI/O AA4 RSTHALT V19 V SS Y1 STK0CFG0 AA5 NC V20 P00CLKN Y2 V SS AA6 NC V21 V SS Y3 SWMODE0 AA7 V SS V22 V SS Y4 SWMODE2 AA8 NC W1 V DDI/O Y5 SWMODE3 AA9 NC W2 V DDI/O Y6 V SS AA10 V SS W3 P12CLKN Y7 V SS AA11 V SS W4 V DDI/O Y8 NC AA12 V SS W5 V SS Y9 V SS AA13 V SS W6 NC Y10 V SS AA14 NC W7 NC Y11 GCLKP1 AA15 NC W8 V SS Y12 GCLKN1 AA16 V SS W9 NC Y13 V SS AA17 NC W10 NC Y14 V SS AA18 NC W11 V SS Y15 V SS AA19 GPIO_00 1 W12 V SS Y16 V SS AA20 GPIO_02 2 W13 NC Y17 V SS AA21 GPIO_06 2 W14 NC Y18 GPIO_01 1 AA22 GPIO_07 2 W15 V SS Y19 GPIO_03 2 AB1 STK1CFG0 W16 NC Y20 GPIO_04 2 AB2 GCLKFSEL W17 NC Y21 GPIO_08 2 AB3 V SS W18 V SS Y22 SSMBADDR1 AB4 V SS W19 V DDI/O AA1 CLKMODE0 AB5 NC W20 P00CLKP AA2 STK2CFG0 AB6 NC Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 6 of 7)

IDT 89HPES24NT6AG2 Datasheet 29 of 34 December 17, 2013 AB7 V SS AB13 V SS AB19 V SS AB8 NC AB14 NC AB20 V SS AB9 NC AB15 NC AB21 V SS AB10 V SS AB16 V SS AB22 GPIO_05 2 AB11 V SS AB17 NC AB12 V SS AB18 NC Pin Function Alt. Pin Function Alt. Pin Function Alt. Table 24 PES24NT6AG2 Signal Pin-Out (Part 7 of 7)

IDT 89HPES24NT6AG2 Datasheet 30 of 34 December 17, 2013 Package Pinout — Top View Top View Part Selection: 3 123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 A VSS VSS VSS VSS PE06TP3 PE06TP2 VSS PE06TP1 PE06TP0 VSS P06CLKP GCLKP0 P04CLKP VSS PE04TP3 PE04TP2 VSS PE04TP1 PE04TP0 MSMBCLK JTAG_TDO JTAG_TRST_N A B VSS VSS VSS VSS PE06TN3 PE06TN2 VSS PE06TN1 PE06TN0 VSS P06CLKN GCLKN0 P04CLKN VSS PE04TN3 PE04TN2 VSS PE04TN1 PE04TN0 PERSTN JTAG_TMS CLKMODE1 B C VSS VDDI/O VSS VSS VSS VSS VSS VSS REFRES03 VSS VSS VSS VSS VSS VSS NC VSS VSS VSS MSMBDAT SSMBDAT JTAG_TCK C D VDDI/O VSS VSS VSS VSS VSS PE06RN3 PE06RN2 VSS PE06RN1 PE06RN0 REFRESPLL REFRES02 PE04RN3 PE04RN2 VSS PE04RN1 PE04RN0 VSS JTAG_TDI SSMBCLK SSMBADDR2 D E VDDI/O VDDI/O P08CLKP VDDI/O VSS VSS PE06RP3 PE06RP2 VSS PE06RP1 PE06RP0 VSS VSS PE04RP3 PE04RP2 VSS PE04RP1 PE04RP0 VDDI/O P02CLKP VDDI/O VDDI/O E F VSS VSS P08CLKN VSS VSS VSS VDDPEHA VDDPEHA VDDPETA VDDPETA VDDPETA VDDPETA VDDPETA VDDPETA VDDPEHA VDDPEHA VSS VSS VSS P02CLKN VSS VSS F G PE08TP0 PE08TN0 VSS PE08RN0 PE08RP0 VDDPETA VDDPEHA VSS VDDPEA VDDPEA VDDPEA VDDPEA VDDPEA VDDPEA VSS VDDPEHA VDDPETA PE02RP3 PE02RN3 VSS PE02TN3 PE02TP3 G H PE08TP1 PE08TN1 VSS PE08RN1 PE08RP1 VDDPETA VDDPEHA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEHA VDDPETA PE02RP2 PE02RN2 VSS PE02TN2 PE02TP2 H J VSS VSS VSS VSS VSS VDDPETA VDDPEA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEA VDDPETA VSS VSS VSS VSS VSS J K PE08TP2 PE08TN2 VSS PE08RN2 PE08RP2 REFRES04 VDDPEA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEA REFRES01 PE02RP1 PE02RN1 VSS PE02TN1 PE02TP1 K L PE08TP3 PE08TN3 VSS PE08RN3 PE08RP3 VDDPEA VDDPEA VSS VDDCORE VDDCORE VDDCORE VDDCORE VDDCORE VDDCORE VSS VDDPEA VDDPEA PE02RP0 PE02RN0 VSS PE02TN0 PE02TP0 L M VSS VSS VSS VSS VSS VDDPEA VDDPEA VSS VDDCORE VDDCORE VDDCORE VDDCORE VDDCORE VDDCORE VSS VDDPEA VDDPEA VSS VSS VSS VSS VSS M N PE12TP0 PE12TN0 VSS PE12RN0 PE12RP0 REFRES05 VDDPEA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEA REFRES00 PE00RP3 PE00RN3 VSS PE00TN3 PE00TP3 N P PE12TP1 PE12TN1 VSS PE12RN1 PE12RP1 VDDPETA VDDPEA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEA VDDPETA PE00RP2 PE00RN2 VSS PE00TN2 PE00TP2 P R VSS VSS VSS VSS VSS VDDPETA VDDPEHA VSS VDDCORE VDDCORE VSS VSS VDDCORE VDDCORE VSS VDDPEHA VDDPETA VSS VSS VSS VSS VSS R T PE12TP2 PE12TN2 VSS PE12RN2 PE12RP2 VDDPETA VDDPEHA VSS VDDPEA VDDPEA VDDPEA VDDPEA VDDPEA VDDPEA VSS VDDPEHA VDDPETA PE00RP1 PE00RN1 VSS PE00TN1 PE00TP1 T U PE12TP3 PE12TN3 VSS PE12RN3 PE12RP3 VSS VDDPEHA VDDPEHA VDDPETA VDDPETA VDDPETA VDDPETA VDDPETA VDDPETA VDDPEHA VDDPEHA VSS PE00RP0 PE00RN0 VSS PE00TN0 PE00TP0 U V VSS VSS P12CLKP VSS VSS NC NC VSS NC NC VSS VSS NC NC VSS NC NC VSS VSS P00CLKN VSS VSS V W VDDI/O VDDI/O P12CLKN VDDI/O VSS NC NC VSS NC NC VSS VSS NC NC VSS NC NC VSS VDDI/O P00CLKP VDDI/O VDDI/O W Y STK0CFG0 VSS SWMODE0 SWMODE2 SWMODE3 VSS VSS NC VSS VSS GCLKP1 GCLKN1 VSS VSS VSS VSS VSS GPIO_01 GPIO_03 GPIO_04 GPIO_08 SSMBADDR1 Y AA CLKMODE0 STK2CFG0 SWMODE1 RSTHALT NC NC VSS NC NC VSS VSS VSS VSS NC NC VSS NC NC GPIO_00 GPIO_02 GPIO_06 GPIO_07 AA AB STK1CFG0 GCLKFSEL VSS VSS NC NC VSS NC NC VSS VSS VSS VSS NC NC VSS NC NC VSS VSS VSS GPIO_05 AB 123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 24NT6AG2

IDT 89HPES24NT6AG2 Datasheet 31 of 34 December 17, 2013

IDT 89HPES24NT6AG2 Datasheet 32 of 34 December 17, 2013 Note: Nominal package height: 2.63mm Minimum package height: 2.53mm.

IDT 89HPES24NT6AG2 Datasheet 33 of 34 December 17, 2013

Revision History

October 27, 2010: Initial publication of final data sheet. November 11, 2010: Added ZB silicon on Ordering page. January 26, 2011: In Table 18, Power Consumption, revised IO ( and Total) power numbers in Full Sw ing section and added Half Swing section. Adjusted P value in Table 19. March 9, 2011: In Table 10, deleted “External pull-down” from the Notes column for JTAG_TRST_N. March 28, 2011: In Tables 16 and 17, added VDDPETA to footnote #1. May 20, 2011: Removed ZA silicon and added ZC to Order page and codes. June 1, 2011: Added Package Pinout Top View figure. November 7, 2011: Revised values in Table 18, Power Consumption, and updated power dissipation value in Table 19. November 29, 2011: Added new Tables 22 and 23, SMBus Characterization and Timing. March 14, 2012: In Table 3, revised description for GCLKN/P signals. April 16, 2013: In Table 20, added 3.3V output voltage parameters under Other I/Os category. May 16, 2013: Added Note after Table 11. In Table 20, added information in the Conditions column for the 3.3V parameters. December 17, 2013: Added footnote 2 to Table 23.

6024 Silver Creek Valley Road

San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 www.idt.com for Tech Support: email: ssdhelp@eng.idt.com 34 of 34 December 17, 2013 IDT 89HPES24NT6AG2 Datasheet DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, wh ether express or implied, including, but not limited to, the suit ability of IDT’s products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties. IDT’s products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT. Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners. Copyright 2013. All rights reserved.

Ordering Information

89H24NT6AG2ZBHL 484-ball FCBGA package, Commercial Temp. 89H24NT6AG2ZCHL 484-ball FCBGA package, Commercial Temp. 89H24NT6AG2ZBHLG 484-ball Green FCBGA pack age, Commercial Temp. 89H24NT6AG2ZCHLG 484- ball Green FCBGA package, Commercial Temp. 89H24NT6AG2ZBHLI 484-ball FCBGA package, Industrial Temp. 8 9H24NT6AG2ZCHLI 484-ball FCBGA package, Industrial Temp. 89H24NT6AG2ZBHLGI 484-ball Green FCBGA package, Industrial Temp. 89H24NT6AG2ZCHLGI 484-ball Green FCBGA package, Industrial Temp. NN A NNAANA AAA A Operating Voltage Product Package Temp Range H Product Family

89 Serial Switching Product

24NT6A 24-lane, 6-port 1.0V Core Voltage Detail Legend A = Alpha Character N = Numeric Character AA Device Revision AN Generation Series G2 PCIe Gen 2 484-ball FCBGAHL 484-ball FCBGA, GreenHLG Blank Commercial Temperature (0°C to +70°C Ambient) I Industrial Temperature (-40° C to +85° C Ambient) ZB ZB revision ZC ZC revision

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.