874S02BMILF | DigiCamel IC Datasheet

Online Datasheet

Read 874S02BMILF online.

874S02I RENESAS | Alldatasheet

Document overview

Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
PDF pages: 16

Technical content

Features

One differential LVDS output pair and one differential feedback output pair
One differential clock input pair
CLK/nCLK can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL
Input frequency range: 62.5MHz to 1GHz
Output frequency range: 62.5MHz to 1GHz
VCO range: 500MHz – 1GHz
External feedback for "zero delay" clock regeneration with configurable frequencies
Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
Cycle-to-cycle jitter: 35ps (maximum)
Static phase offset: ±100ps
Full 3.3V supply mode
-40°C to +85°C ambient operating temperature
Available in lead-free packages 874S02I 20-Lead SOIC 7.5mm x 12.8mm x 2.3mm package body M Package Top View Block Diagram Pin Assignment 1:1 Differential-to-LVDS Zero Delay Clock Generator 874S02I Datasheet

Table 1. Pin Descriptions NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. Table 2. Pin Characteristics 1 CLK Input Pulldown Non-inverting differential clock input. 2 nCLK Input Pullup Inverting differential clock input.

3 MR Input Pulldown

enabled. LVCMOS / LVTTL interface levels. with “Zero Delay.” Connect to pin 8.

5 FB_IN Input Pulldown Non-inverted differential feedback input to phase detector for regenerating

clocks with “Zero Delay.” Connect to pin 9. SEL0, SEL1 Input Pulldown Determines output divider values in Table 3. LVCMOS / LVTTL interface levels. 7, 11 VDDO Power Output supply pins. 8, 9 nQFB, QFB Output Differential feedback output pair. LVDS interface levels. 10, 14 GND Power Power supply ground. 12, 13 nQ, Q Output Differential clock output pair. LVDS interface levels. 16 VDDA Power Analog supply pin.

17 PLL_SEL Input Pullup

dividers. When LOW, selects reference clock. When HIGH, selects PLL. LVCMOS/LVTTL interface levels. 18 VDD Power Core supply pin.

3©2021 Renesas Electronics Corporation R31DS0061EU0101 July 6, 2021 874S02I Datasheet Function Tables Table 3A. Control Input Function Table *NOTE: VCO frequency range for all configurations above is 500MHz to 1GHz. Inputs Outputs PLL_SEL = 1 PLL Enable Mode SEL3 SEL2 SEL1 SEL0 Reference Frequency Range (MHz)* Q/nQ 0 0 0 0 500 - 1000 ÷1 0 0 0 1 250 - 500 ÷1 0 0 1 0 125 - 250 ÷1 0 0 1 1 62.5 - 125 ÷1 0 1 0 0 500 - 1000 ÷2 0 1 0 1 250 - 500 ÷2 0 1 1 0 125 - 250 ÷2 0 1 1 1 500 - 1000 ÷4 1 0 0 0 250 - 500 ÷4 1 0 0 1 500 - 1000 ÷8 1 0 1 0 250 - 500 x2 1 0 1 1 125 - 250 x2 1 1 0 0 62.5 - 125 x2 1 1 0 1 125 - 250 x4 1 1 1 0 62.5 - 125 x4 1 1 1 1 62.5 - 125 x8

4©2021 Renesas Electronics Corporation R31DS0061EU0101 July 6, 2021 874S02I Datasheet Table 3B. PLL Bypass Function Table Inputs Outputs PLL_SEL = 0 PLL Bypass Mode SEL3 SEL2 SEL1 SEL0 Q/nQ 0z 0 0 0 ÷4 0 0 0 1 ÷4 0 0 1 0 ÷4 0 0 1 1 ÷8 0 1 0 0 ÷8 0 1 0 1 ÷8 0 1 1 0 ÷16 0 1 1 1 ÷16 1 0 0 0 ÷32 1 0 0 1 ÷64 1 0 1 0 ÷2 1 0 1 1 ÷2 1 1 0 0 ÷4 1 1 0 1 ÷1 1 1 1 0 ÷2 1 1 1 1 ÷1

5©2021 Renesas Electronics Corporation R31DS0061EU0101 July 6, 2021 874S02I Datasheet Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Table 4A. LVDS Power Supply DC Characteristics, VDD = VDDO = 3.3V ± 5%, TA = -40°C to 85°C Table 4B. LVCMOS/LVTTL DC Characteristics, VDD = VDDO = 3.3V ± 5%, TA = -40°C to 85°C Item Rating Supply Voltage, VDD 4.6V Inputs, VI -0.5V to VDD + 0.5V Outputs, IO (LVDS) Continuous Current Surge Current 10mA 15mA Package Thermal Impedance, JA 64.7°C/W (0 lfpm) Storage Temperature, TSTG -65C to 150C Symbol Parameter Test Conditions Minimum Typical Maximum Units VDD Core Supply Voltage 3.135 3.3 3.465 V VDDA Analog Supply Voltage VDD – 0.20 3.3 VDD V VDDO Output Supply Voltage 3.135 3.3 3.465 V IDD Power Supply Current 97 mA IDDA Analog Supply Current 20 mA IDDO Output Supply Current 40 mA Symbol Parameter Test Conditions Minimum Typical Maximum Units VIH Input High Voltage 2.2 VDD + 0.3 V VIL Input Low Voltage -0.3 0.8 V IIH Input High Current MR, SEL[0:3] VDD = VIN = 3.465V 150 µA PLL_SEL VDD = VIN = 3.465V 10 µA IIL Input Low Current MR, SEL[0:3] VDD = 3.465V, VIN = 0V -10 µA PLL_SEL VDD = 3.465V, VIN = 0V -150 µA

NOTE 1: VIL should not be less than -0.3V. NOTE 2: Common mode input voltage is defined as VIH. Table 5. Input Frequency Characteristics, VDD = VDDO = 3.3V ± 5%, TA = -40°C to 85°C Table 6. AC Characteristics, VDD = VDDO = 3.3V ± 5%, TA = -40°C to 85°C equilibrium has been reached under these conditions. and the input reference frequency is stable. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

7©2021 Renesas Electronics Corporation R31DS0061EU0101 July 6, 2021 874S02I Datasheet Parameter Measurement Information 3.3V LVDS Output Load AC Test Circuit Static Phase Offset Output Rise/Fall Time Differential Input Level Cycle-to-Cycle Jitter Output Duty Cycle/Pulse Width/Period 3.3V ±5% VDDA VDD, VDDO nCLK CLK nFB_IN FB_IN ➤ ➤t(Ø) VOH VOL VOH VOL tjit(Ø) = t (Ø) – t (Ø) mean = Phase Jitter t(Ø) mean = Static Phase Offset Where t (Ø) is any random sample, and t (Ø) mean is the average of the sampled cycles measured on the controlled edges) 20% 80% 80% 20% tR tF VOD Q, QFB nQ, nQFB VDD nCLK CLK GND VCMR Cross Points V PP tcycle n tcycle n+1 tjit(cc) = |tcycle n – t cycle n+1|

1000 Cycles

nQ, nQFB Q, QFB Q, QFB nQ, nQFB

Application Information

Recommendations for Unused Input and Output Pins Inputs: LVCMOS Control Pins All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k resistor can be used. Outputs: LVDS Outputs All unused LVDS output pairs can be either left floating or terminated with 100  across. If they are left floating, there should be no trace attached.

matched load termination of 100 across near the receiver input. it is recommended to terminate the unused outputs. Figure 4. Typical LVDS Driver Termination selected component types and the density of the P .C. board. The following component footprints are used in this layout example.

100 Differential Transmission Line

12©2021 Renesas Electronics Corporation R31DS0061EU0101 July 6, 2021 874S02I Datasheet All the resistors and capacitors are size 0603. Power and Grounding Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via. Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins. The RC filter consisting of R7, C11, and C16 should be placed as close to the V DDA pin as possible. Clock Traces and Termination Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

The 100 differential output traces should have the same length.
Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
Make sure no other signal traces are routed between the clock trace pair.
The series termination resistors should be located as close to the driver pins as possible. Figure 5B. PCB Board Layout for 874S02I

100 Ohm

This section provides information on power dissipation and junction temperature for the 874S02I. Equations and example calculations are also provided. The total power dissipation for the 874S02I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for VDD = 3.3V + 5% = 3.465V, which gives worst case results.

The maximum current at 85°C is as follows: IDD_MAX = 93mA IDDA_MAX = 19mA IDDO_MAX = 36mA
Power (core)MAX = VDD_MAX * (IDD_MAX + IDDA_MAX) = 3.465V * (93mA + 19mA) = 388.08mW
Power (outputs)MAX = VDDO_MAX * IDDO_MAX = 3.465V * 36mA = 124.74mW Total Power_MAX = 388.08mW + 124.74mW = 512.82mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C. The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 64.7°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance JA for 20 Lead SOIC, Forced Convection

Ordering Information

Table 10. Ordering Information

Revision History

JA by Velocity Linear Feet per Minute 0 200 500 Multi-Layer PCB, JEDEC Standard Test Boards 64.7°C/W 56.7°C/W 53.5°C/W Part/Order Number Marking Package Shipping Packaging Temperature 874S02BMILF ICS874S02BMILF Lead-Free, 20 Lead SOIC Tube -40C to 85C 874S02BMILFT ICS874S02BMILF Lead-Free, 20 Lead SOIC Tape & Reel -40C to 85C Revision Date Description of Change July 6, 2021 ▪ Updated pin descriptions for pins 8, 9 and 12, 13. ▪ Updated Package Outline Drawings section. January 26, 2016 ▪ Removed ICS from the part number where needed. ▪ General Description - Removed ICS Chip and HiPerClockS. ▪ Ordering Information - removed quantity from tape and reel. ▪ Updated data sheet header and footer.

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com Contact Information For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) © 2021 Renesas Electronics Corporation. All rights reserved.

Product Information

874S02BMILF specifications and overview.

Summary

1:1 Differential-to-LVDS Zero Delay Clock Generator July 6, 2021

Description

1:1 Differential-to-LVDS Zero Delay Clock Generator July 6, 2021

Source title 874S02BMILF Datasheet(PDF) - Renesas Technology Corp

Related Parts

More parts from the same family.

Browse manufacturer