DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 17
Technical content
Features
- Sixteen LVCMOS/LVTTL outputs (4 banks of 4 outputs)
- Selectable differential CLK1/CLK1 or LVCMOS/LVTTL clock input
- CLK1, CLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- CLK0 supports the following input types: LVCMOS, LVTTL
- Maximum output frequency: 250MHz
- Independent bank control for ÷1 or ÷2 operation
- Independent output bank voltage settings for 3.3V, 2.5V, or 1.8V operation
- Asynchronous clock enable/disable
- Output skew: 170ps (maximum)
- Bank skew: 50ps (maximum
- Part-to-Part Skew: 800ps (maximum)
- Supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V 2.5V/2.5V 2.5V/1.8V
- -40°C to 85°C ambient operating temperature
- Lead-free packaging Block Diagram Pin Assignment 87016I 48-Lead LQFP 7mm x 7mm x 1.4mm package body Y Package Top View MR/OE CLK0 CLK1 CLK1 CLK_SEL DIV_SELA DIV_SELB DIV_SELC DIV_SELD CLK_ENA CLK_ENB CLK_ENC CLK_END QA0:QA3 QB0:QB3 QC0:QC3 QD0:QD3 LE LE LE LE D D D D 13 14 15 16 17 18 19 20 21 22 23 24 VDD CLK0 DIV_SELA DIV_SELB DIV_SELC DIV_SELD CLK_ENA CLK_ENB CLK_ENC CLK_END MR/OE GND GND QB0 VDDOB QB1 GND QB2 VDDOB QB3 GND QC0 VDDOC QC1 QD3 VDDOD QD2 GND QD1 VDDOD QD0 GND QC3 VDDOC QC2 GND CLK1 CLK1 CLK_SEL GND QA0 VDDOA QA1 GND QA2 VDDOA QA3 VDD 48 47 46 45 44 43 42 41 40 39 38 37
Table 1. Pin Descriptions NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. 1, 48 V DD Power Positive supply pins. 2 CLK0 Input Pulldown Single-ended clock inpu t. LVCMOS/LVTTL interface levels. 3 DIV_SELA Input Pullup Controls frequency division for Bank A outputs. See Table 3. LVCMOS / LVTTL interface levels. 4 DIV_SELB Input Pullup Controls frequency division for Bank B outputs. See Table 3. LVCMOS / LVTTL interface levels. 5 DIV_SELC Input Pullup Controls frequency division for Bank C outputs. See Table 3. LVCMOS / LVTTL interface levels. 6 DIV_SELD Input Pullup Controls frequency division for Bank D outputs. See Table 3. LVCMOS / LVTTL interface levels. low. LVCMOS/LVTTL interface levels. See Table 3. low. LVCMOS/LVTTL interface levels. See Table 3. low. LVCMOS/LVTTL interface levels. See Table 3. low. LVCMOS/LVTTL interface levels. See Table 3. high impedance. LVCMOS / LVTTL interface levels. QD1, QD0 Output Bank D single-ended clock outputs. LVCMOS/LVTTL interface levels. 14, 18 V DDOD Power Bank D output supply pins. QC1, QC0 Output Bank C single-ended clock outputs. LVCMOS/LVTTL interface levels. 22, 26 V DDOC Power Bank C output supply pins. QB1, QB0 Output Bank C single-ended clock outputs. LVCMOS/LVTTL interface levels. 30, 34 V DDOB Power Bank B output supply pins. QA1, QA0 Output Bank A single-ended clock outputs. LVCMOS/LVTTL interface levels. 38, 42 V DDOA Power Bank B output supply pins. 45 CLK_SEL Input Pulldown Clock select input. When HIGH, selects CLK1, CLK1 inputs. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels. 46 CLK1 Input Pullup Inverting differential clock input. 47 CLK1 Input Pulldown Non-inverting differential clock input.
Table 2. Pin Characteristics NOTE 1: VDDOx denotes VDDOA, VDDOB, VDDOC, VDDOD. Table 3. Function Table
111 A c t i v e f I N
Rev C 3/23/15 4 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Table 4B. Power Supply DC Characteristics, VDD = 2.5V ± 5%, VDDOx = 2.5V ± 5%, 1.8V ± 5%, TA = -40°C to 85°C Item Rating Supply Voltage, VCC 4.6V Inputs, VI -0.5V to VDD + 0.5V Outputs, VO -0.5V to VDD Ox+ 0.5V Package Thermal Impedance, JA 47.9C/W (0 lfpm) Storage Temperature, TSTG -65C to 150C Symbol Parameter Test Conditio ns Minimum Typical Maximum Units VDD Positive Supply Voltage 3.135 3.3 3.465 V VDDOA, VDDOB, VDDOC, VDDOD Output Supply Voltage 3.135 3.3 3.465 V 2.375 2.5 2.625 V 1.71 1.8 1.89 V IDD Power Supply Current 100 mA IDDOA, IDDOB, IDDOC, IDDOD Output Supply Current 15 mA Symbol Parameter Test Conditio ns Minimum Typical Maximum Units VDD Positive Supply Voltage 2.375 2.5 2.625 V VDDOA, VDDOB, VDDOC, VDDOD Output Supply Voltage 2.375 2.5 2.625 V 1.71 1.8 1.89 V IDD Power Supply Current 95 mA IDDOA, IDDOB, IDDOC, IDDOD Output Supply Current 8m A
Rev C 3/23/15 5 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Table 4C. LVCMOS/LVTTL DC Characteristics, TA = -40°C to 85°C NOTE 1: Outputs terminated with 50 to VDDOX/2. See Parameter Measurement Information, Output Load Test Circuit diagrams. Table 4D. Differential DC Characteristics, TA = -40°C to 85°C NOTE 1: Common mode input voltage is defined as VIH. NOTE 2: For single-ended applications, the maximum input voltage for CLK1, CLK1 is VDD + 0.3V. Symbol Parameter Test Conditio ns Minimum Typical Maximum Units VIH Input High Voltage VDD = 3.465V 2 V DD + 0.3 V VDD = 2.625V 1.7 V DD + 0.3 V VIL Input Low Voltage VDD = 3.465V -0.3 0.8 V VDD = 2.625V -0.3 0.7 V IIH Input High Current CLK0, CLK_SEL V DD = VIN = 3.465V or 2.625V 150 µA CLK_EN[A:D], DIV_SEL[A:D], MR/OE VDD = VIN = 3.465V or 2.625V 5 µA IIL Input Low Current CLK0, CLK_SEL V DD = 3.465V or 2.625V, VIN = 0V -5 µA CLK_EN[A:D], DIV_SEL[A:D], MR/OE VDD = 3.465V or 2.625V, VIN = 0V -150 µA VOH Output High Voltage; NOTE 1 VDDOx = 3.3V ± 5% 2.6 V VDDOx = 2.5V ± 5% 1.8 V VDDOx = 1.8V ± 5%; IOH = -2mA VDDOx – 0.45 V VOL Output Low Voltage; NOTE 1 VDDOx = 3.3V ± 5% 0.5 V VDDOx = 2.5V ± 5% 0.5 V VDDOx = 1.8V ± 5%; IOH = 2mA 0.45 V IOZL Output Hi-Z Current Low -5 µA IOZH Output Hi-Z Current High 5µ A Symbol Parameter Test Conditio ns Minimum Typical Maximum Units IIH Input High Current CLK1 VDD = VIN = 3.465V or 2.625V 5 µA CLK1 V DD = VIN = 3.465V or 2.625V 150 µA IIL Input Low Current CLK1 VDD = 3.465V or 2.625V, VIN = 0V -150 µA CLK1 V DD = 3.465V or 2.625V, VIN = 0V -5 µA VPP Peak-to-Peak Voltage 0.15 1.3 V VCMR Common Mode Input Voltage; NOTE 1, 2 GND + 0.5 V DD – 0.85 V
Rev C 3/23/15 6 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Table 5A. AC Characteristics, VDD = VDDOx = 3.3V ± 5%, TA = -40°C to 85°C All parameters measured at 250MHz unless noted otherwise. NOTE 1A: Measured from the VDD/2 of the input to VDDOX/2 of the output. NOTE 1B: Measured from the differential input crossing point to VDDOX/2 of the output. NOTE 2: Defined as skew within a bank with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDOX/2. NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at VDDOX/2. NOTE 5: These parameters are guaranteed by characterization. Not tested in production. NOTE 6: This parameter is defined in accordance with JEDEC Standard 65. Table 5B. AC Characteristics, VDD = VDDOx = 2.5V ± 5%, TA = -40°C to 85°C For NOTES, please see above, Table 5A. Parameter Symbol Test Conditio ns Minimum Typical Maximum Units fMAX Output Frequency 250 MHz tpLH Propagation Delay, Low to High CLK0; NOTE 1A 2.8 3.4 3.9 ns CLK1/CLK1; NOTE 1B 2.75 3.4 4.1 ns tsk(b) Bank Skew; NOTE 2, 6 M easured on the Rising Edge 50 ps tsk(o) Output Skew; NOTE 3, 6 Measured on the Rising Edge 170 ps tsk(pp) Part-to-Part Skew; NOTE 4, 6 800 ps tR / tF Output Rise/Fall Time; NOTE 5 20% to 80% 200 700 ps odc Output Duty Cycle ƒ < 175MHz 45 55 % ƒ 175MHz 40 60 % tEN Output Enable Time; NOTE 5 10 ns tDIS Output Disable Time; NOTE 5 10 ns Parameter Symbol Test Conditio ns Minimum Typical Maximum Units fMAX Output Frequency 250 MHz tpLH Propagation Delay, Low to High CLK0; NOTE 1A 2.9 3.8 4.7 ns CLK1/CLK1; NOTE 1B 3.0 3.6 4.3 ns tsk(b) Bank Skew; NOTE 2, 6 M easured on the Rising Edge 70 ps tsk(o) Output Skew; NOTE 3, 6 Measured on the Rising Edge 210 ps tsk(pp) Part-to-Part Skew; NOTE 4, 6 800 ps tR / tF Output Rise/Fall Time; NOTE 5 20% to 80% 150 700 ps odc Output Duty Cycle ƒ 125MHz 40 60 % tpw Output Pulse Width ƒ > 125MHz t Period/2 – 800 t Period/2 + 800 ps tEN Output Enable Time; NOTE 5 10 ns tDIS Output Disable Time; NOTE 5 10 ns
Rev C 3/23/15 7 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Table 5C. AC Characteristics, VDD = 3.3V ± 5%, VDDOx = 2.5V ± 5%, TA = -40°C to 85°C All parameters measured at 250MHz unless noted otherwise. NOTE 1A: Measured from the VDD/2 of the input to VDDOX/2 of the output. NOTE 1B: Measured from the differential input crossing point to VDDOX/2 of the output. NOTE 2: Defined as skew within a bank with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDOX/2. NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at VDDOX/2. NOTE 5: These parameters are guaranteed by characterization. Not tested in production. NOTE 6: This parameter is defined in accordance with JEDEC Standard 65. Table 5D. AC Characteristics, VDD = 3.3V ± 5%, VDDOx = 1.8V ± 5%, TA = -40°C to 85°C For NOTES, please see above, Table 5C. Parameter Symbol Test Conditio ns Minimum Typical Maximum Units fMAX Output Frequency 250 MHz tpLH Propagation Delay, Low to High CLK0; NOTE 1A 2.9 3.5 4.0 ns CLK1/CLK1; NOTE 1B 3.0 3.5 4.0 ns tsk(b) Bank Skew; NOTE 2, 6 Measured on the Rising Edge 50 ps tsk(o) Output Skew; NOTE 3, 6 Measured on the Rising Edge 170 ps tsk(pp) Part-to-Part Skew; NOTE 4, 6 800 ps tR / tF Output Rise/Fall Time; NOTE 5 20% to 80% 200 700 ps odc Output Duty Cycle ƒ < 175MHz 45 55 % ƒ 175MHz 40 60 % tEN Output Enable Time; NOTE 5 10 ns tDIS Output Disable Time; NOTE 5 10 ns Parameter Symbol Test Conditio ns Minimum Typical Maximum Units fMAX Output Frequency 250 MHz tpLH Propagation Delay, Low to High CLK0; NOTE 1A 3.0 3.9 4.7 ns CLK1/CLK1; NOTE 1B 3.0 3.9 4.7 ns tsk(b) Bank Skew; NOTE 2, 6 Measured on the Rising Edge 50 ps tsk(o) Output Skew; NOTE 3, 6 Measured on the Rising Edge 170 ps tsk(pp) Part-to-Part Skew; NOTE 4, 6 800 ps tR / tF Output Rise/Fall Time; NOTE 5 20% to 80% 200 700 ps odc Output Duty Cycle ƒ < 175MHz 45 55 % ƒ 175MHz 40 60 % tEN Output Enable Time; NOTE 5 10 ns tDIS Output Disable Time; NOTE 5 10 ns
Rev C 3/23/15 8 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Table 5E. AC Characteristics, VDD = 2.5V ± 5%, VDDOx = 1.8V ± 5%, TA = -40°C to 85°C All parameters measured at 250MHz unless noted otherwise. NOTE 1A: Measured from the VDD/2 of the input to VDDOX/2 of the output. NOTE 1B: Measured from the differential input crossing point to VDDOX/2 of the output. NOTE 2: Defined as skew within a bank with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDOX/2. NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at VDDOX/2. NOTE 5: These parameters are guaranteed by characterization. Not tested in production. NOTE 6: This parameter is defined in accordance with JEDEC Standard 65. Parameter Symbol Test Conditio ns Minimum Typical Maximum Units fMAX Output Frequency 250 MHz tpLH Propagation Delay, Low to High CLK0; NOTE 1A 3.1 4.1 5.2 ns CLK1/CLK1; NOTE 1B 3.0 3.9 4.7 ns tsk(b) Bank Skew; NOTE 2, 6 Measured on the Rising Edge 70 ps tsk(o) Output Skew; NOTE 3, 6 Measured on the Rising Edge 210 ps tsk(pp) Part-to-Part Skew; NOTE 4, 6 800 ps tR / tF Output Rise/Fall Time; NOTE 5 20% to 80% 150 700 ps odc Output Duty Cycle ƒ < 175MHz 45 55 % ƒ 175MHz 40 60 % tEN Output Enable Time; NOTE 5 10 ns tDIS Output Disable Time; NOTE 5 10 ns
Rev C 3/23/15 9 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Parameter Measurement Information 3.3V Core/3.3V LVCMOS Output Load Test Circuit 3.3V Core/2.5V LVCMOS Output Load Test Circuit 2.5V Core/1.8V LVCMOS Output Load Test Circuit 2.5V Core/2.5V LVCMOS Output Load Test Circuit 3.3V Core/1.8V LVCMOS Output Load Test Circuit Differential Input Level SCOPE Qx GND VDD, 1.65V±5% -1.65V±5% VDDO SCOPE Qx GND VDDO VDD 1.25V±5% -1.25V±5% 2.05V±5% SCOPE Qx GND VDDO VDD 0.9V±5% 1.6V±0.9V -0.9V±5% SCOPE Qx GND VDD, 1.25V±5% -1.25V±5% VDDO SCOPE Qx GND VDD VDDO 0.9V±5% 2.4V±0.9V -0.9V±5% VDD GND VCMR Cross Points VPP CLK1 CLK1
Rev C 3/23/15 10 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Parameter Measurement Information, continued Output Skew Propagation Delay Output Rise/Fall Time Part-to-Part Skew Output Duty Cycle/Pulse Width/Period tsk(o) VDDx VDDx Qx Qy tpLH VDDO VDD CLK1 CLK1 QA0:QA3, QB0:QB3, QC0:QC3, QD0:QD3 CLK0 Clock Outputs 20% 80% 80% 20% tR tF tsk(pp) VDDOX VDDOX Part 1 Part 2 Qx Qy Part 1 Part 2 tPERIOD tPW tPERIOD odc = VCCOx x 100% tPW QA0:QA3, QB0:QB3, QC0:QC3, QD0:QD3
Table 6. JA vs. Air Flow Table for a 48 Lead LQFP NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.
Table 7. Package Dimensions for 48 Lead LQFP
Rev C 3/23/15 15 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET
Ordering Information
Table 8. Ordering Information
Rev C 3/23/15 16 LOW SKEW, 1-TO-16 LVCMOS/LVTTL CLOCK GENERATOR 87016I DATA SHEET Revision History Sheet Rev Table Page Description of Change Date B T4B T4C T4D T5B T5E Added lead-free bullet Pin Characteristics Table - added 2.5V/2.5V and 2.5V/1.8V to C PD. Added 2.5V Power Supply DC Characteristics Table. LVCMOS DC Characteristics Table - added 2.5V to VIH/VIL. Differential DC Characteristics Table - added 2.5V to IIH/IIL. Added 2.5V Power Supply DC Characteristics Table. Added 2.5V/1.8V Power Supply DC Characteristics Table. Parameter Measurement Information - added 2.5V Core/2.5V Output Load Test Circuit and 2.5V Core/1.8V Output Load Test Circuit diagrams. Added Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free Order/Part Number. 3/30/07 CT 5 B6 2.5V AC Characteristics Table - changed Output Duty Cycle test condition and limits. Added Output Pulse Width. 5/25/07 C T8 15 Remove leaded parts from Ordering Information table 11/15/12 C 4C 5 Corrected typo, VOH: V DD – 0.45 to VDDOx – 0.45 3/28/13 Updated data sheet format. 3/23/15
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties. IDT’s products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This produ ct is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recomme nded without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners. Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved. Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com Tech Support email: clocks@idt.com