8565

8565 UTC | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 13

Technical content

UNISONIC TECHNOLOGIES CO., LTD

8565 Preliminary LINEAR INTEGRATED CIRCUIT

w w w . u n i s o n i c . c o m . t w 1 of 13 Copyright © 2012 Unisonic Technologies Co., Ltd QW-R114-004.b HIGH PERFORMANCE POWER FACTOR CORRECTION CONTROLLER IN CONTINUOUS CONDUCTION MODE „ DESCRIPTION The UTC 8565 is a wide input range controller integrated circuit for active power factor correction. The circuit is designed for boost PFC application, and requires reduced external component count. Its power supply is recommended to be provided by an external auxiliary supply which will switch on and off the IC. The circuit operates in the contin uous conduction mode under average current, and in discontinuous conduction mode only in light load condition. The switching frequency can be set with the external resistor at pin 4. Both current and voltage loop compensations are done externally to allow full user control. There are many kinds of protection features incorporated to make sure of safe system operation conditions, such as brown-out protection, output under voltage detection and peak current limitation. The inside reference is adjusted (5V±2%) to make sure control level and precise protection. There is a particular soft-start function to limit the start up current and thus reduces the stress on the boost diode. „ FEATURES * Supports wide input range * Average current control * Ease of use with few external components * External current and voltage loop compensation * Trimmed internal reference voltage (5V±2%) * Programmable operating/switching frequency * (50kHz ~ 250kHz) * Max duty cycle of 95% (typ) at 125kHz * Under voltage lockout * Cycle by cycle peak current limiting * Over-voltage protection * Open loop detection * Output under-voltage detection * Brown-out protection * Soft Over current Protection * Enhanced dynamic response „ ORDERING INFORMATION Ordering Number Package Packing Lead Free Halogen Free 8565L-S08-R 8565G-S08-R SOP-8 Tape Reel 8565L-S08-T 8565G-S08-T SOP-8 Tube (1) R: Tape Reel, T: Tube (2) S08: SOP-8 (3) G: Halogen Free, L: Lead Free 8565L-S08-R (1)Packing Type (2)Package Type (3)Lead Free

UNISONIC TECHNOLOGIES CO., LTD 2 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ PIN CONFIGURATION 4 5 ISENSE ICOMP GND FREQ VCC GATE VSENSE VCOMP „ PIN DESCRIPTION PIN NO. PIN NAME DESCRIPTION 1 V SENSE The output bus voltage of the boost converter is sensed at th is pin via a resistive divider. The reference voltage for this pin is 5V.

2 V COMP

This VCOMP Pin provides the compensati on of the output voltage loop with a compensation network to ground (see Fig. 2). This also gives the soft start function which controls an increasing AC input current during start-up.

3 I COMP

At this pin the compensation components of the current loop are connected. The capacitor which is connected at this pin integrates the output current of OTA2 and averages the current sense signal. 4 FREQ A resistor connected to this pin sets the fi xed switching frequency. The frequency range is from 50kHz to 250kHz.

5 I SENSE

The pin senses the negative voltag e drop at the external sense resistor (R1). This is the input signal for the average current regulation in the current loop. It is also fed to the peak current limitation block. During power up time, high inrush currents cause high voltage drop at R1, driving currents into pin 5 which could be beyond the absolute maximum ratings. Therefore a series resistor (R2) of around 220 Ω is recommended in order to limit this current into the IC. 6 GND This is the Ground pin. 7 GATE The GATE pin is the output of the internal driver stage, whic h has a capability of 1.5A source and sink current. Its gate drive voltage is clamped at 11.5V (typically).

8 V CC

The V CC pin is the positive suppl y of the IC and should be connected to an external auxiliary supply. The operating range is between 10V and 21V. The turn-on threshold is at 11.2V and under voltage occurs at 10.2V.

UNISONIC TECHNOLOGIES CO., LTD 3 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ BLOCK DIAGRAM Vin 85...265 VAC RFI Filter D2...D5 R3 VOUT GND UTC 8565 FREQ Variable Oscillator 2.5V OTA3 OSC CLK 250ns Toff min Peak Current Limit Over-current Comp 300ns 1.5V C2+ DeglitcherISENSE OP1 Current Sense Opamp -1.43x Current Loop ICOMP Current Loop Comp OTA2 1.1mS +/-50μA linear range Fault 4.0V Nonlinear Gain -C1 Ramp Generator PWM Comp R S R S PWM Logic VCC auxiliary supply GATE Gate Driver Protection Block VCC UV lockout -C4 2.5V OUP -C3 0.8V OLP VSENSE VCOMP C4 C5 Fault 4.0VSoft Start +/-30μA, 42μS OTA1 Voltage Loop 0.73V -ve Soft Over Current Control 4.75V 5.25V +ve -ve Window Detect Protection Logic Fault Representative Block diagram

UNISONIC TECHNOLOGIES CO., LTD 4 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL RATINGS UNIT VCC Supply Voltage V CC -0.3 ~ 22 V FREQ Voltage V FREQ -0.3 ~ 7 V ICOMP Voltage V ICOMP -0.3 ~ 7 V ISENSE Voltage V ISENSE -24 ~ 7 V ISENSE Current I ISENSE ±1 mA VSENSE Voltage V VSENSE -0.3 ~ 7 V VSENSE Current I VSENSE ±1 mA VCOMP Voltage V VCOMP -0.3 ~ 7 V GATE Voltage V GATE -0.3 ~ 22 V ESD Protection (Note 2) V ESD 2 kV Junction Temperature T J -40 ~ 150 °C Storage Temperature T STG -55 ~ 150 °C Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. 2. According to EIA/JESD22-A114-B (discharging a 100pF capacitor through a 1.5k Ω series resistor) „ THERMAL DATA PARAMETER SYMBOL RATINGS UNIT Junction to Ambient θJA 90 K/W „ ELECTRICAL CHARACTERISTICS PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT OPERATING RANGE (Note 1) VCC Supply Voltage V CC V CCUVLO 21 V Junction Temperature T J(CON) -40 125 °C SUPPLY SECTION (Note 2) VCC Turn-On Threshold V CCON 10.5 11.2 11.9 V VCC Turn-Off Threshold/ Under Voltage Lock Out VCCUVLO 9.4 10.2 10.8 V VCC Turn-On/Off Hysteresis V CCHY 0.8 1 1.3 V Start Up Current Before VCCON I CCSTART V VCC=VVCC(ON)-0.1V 50 100 200 µA Operating Current With Active GATE ICCHG R5=33k Ω, CL=4.7nF 13.5 18 22.5 mA Operating Current During Standby I CCSTDBY R5 = 33k Ω, VVSENSE=0.5V 2.0 2.6 3.2 mA VARIABLE FREQUENCY SECTION Switching Frequency (Typical) F SWNOM R5=33k Ω 106 133 161 kHz Switching Frequency (Min.) F SW(MIN) R5=82k Ω 40 56 70 kHz Switching Frequency (Max.) F SW(MAX) R5=15k Ω 200 250 320 kHz Voltage At FREQ Pin V FREQ 2.40 2.50 2.60 V PWM SECTION Max. Duty Cycle D MAX F SW=FSWNOM (R5=33kΩ) 92 95 98 % Min. Duty Cycle D MIN V VCOMP=0V, VVSENSE=5V, VICOMP=6.4V 0 % Min. Off Time T OFF(MIN) V VCOMP=5V, VVSENSE=5V, VISENSE=0.1V 150 250 350 ns

UNISONIC TECHNOLOGIES CO., LTD 5 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ ELECTRICAL CHARACTERISTICS(Cont.) PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT SYSTEM PROTECTION SECTION Open Loop Protection (OLP) VSENSE Threshold VOLP 0.77 0.81 0.86 V Peak Current Limitation (PCL) ISENSE Threshold VPCL -1.15 -1.08 -1.00 V Soft Over Current Control (SOC) ISENSE Threshold VSOC -0.79 -0.73 -0.66 V Output Under Voltage Detection (OUV) VSENSE Threshold VOUV 2.45 2.55 2.65 V Output Over-Voltage Protection (OVP) V OVP 5.12 5.25 5.38 V CURRENT LOOP SECTION OTA2 Transconductance Gain Gm OTA2 At Temp=25°C 0.9 1.1 1.3 mS OTA2 Output Linear Range I OTA2 Guaranteed by design ±50 µA ICOMP Voltage during OLP V ICOMPF VVSENSE=0.5V 3.6 4.0 V VOLTAGE LOOP SECTION OTA1 Reference Voltage V OTA1 4.90 5.00 5.10 V OTA1 Transconductance Gain Gm OTA1 31.5 42 52.5 µS OTA1 Max. Source Current Under Normal Operation IOTA1SO V VSENSE=4.25V, VVCOMP=4V 21 30 38 µA OTA1 Max. Sink Current Under Normal Operation IOTA1SK V VSENSE=6V, VVCOMP=4V 21 30 38 µA Soft Start End V SOFT 3.80 4.00 4.20 V OTA1 Source Current Under Soft Start I OTA1SS V VSENSE=2V, VVCOMP=0V 8.0 10.8 13.4 µA Enhanced Dynamic Response VSENSE High V Hi 5.12 5.25 5.38 V VSENSE Low V Lo 4.63 4.75 4.87 V VSENSE Input Bias Current At 5V I VSEN5V V VSENSE=5V 0 1.5 µA VSENSE Input Bias Current at 1V I VSEN1V V VSENSE=1V 0 1 µA VCOMP Voltage during OLP V VCOMPF VVSENSE= 0.5V, IVCOMP=0.5mA 0 0.2 0.4 V DRIVER SECTION GATE Low Voltage V GATEL VCC=5V, IGATE=5mA 1.2 V VCC=5V, IGATE=20mA 1.5 V IGATE=0A 0.8 V IGATE=20mA 1.6 2.0 V IGATE=-20mA -0.2 0.2 V GATE High Voltage V GATEH VCC=20V, CL=4.7nF 11.5 V VCC=11V, CL =4.7nF 10.5 V VCC=VVCC(OFF)+0.2V, CL=4.7nF 7.5 V GATE Rise Time t R V GATE=2V...9V, CL=4.7nF 20 ns GATE Fall Time t F V GATE=9V...2V, CL=4.7nF 20 ns GATE Current, Peak, Rising Edge I GATE C L=4.7nF (Note 3) -1.5 A GATE Current, Peak, Falling Edge I GATE C L=4.7nF (Note 3) 1.5 A Notes: 1. Within the operating range the IC operat es as described in the functional description. 2. The electrical characteristics in volve the spread of values within the specified supply voltage and junction temperature range TJ from -40°C to 125°C. Typical values repr esent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of VCC=15V is assumed for test condition. 3. Design characteristics (not meant for production testing)

UNISONIC TECHNOLOGIES CO., LTD 6 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION 1. General The UTC 8565 is an active power factor correction controlle r for boost PFC application. The IC comes in DIP package and is suitable for wide input range applications from 85 to 265 V AC. The IC is usually realized with boost converters and it operates in continuous conduction mode with average current control. The UTC 8565 operates with a cascaded control; the inner current loop and t he outer voltage loop. The inner current loop of the IC cont rols the sinusoidal profile for the average input current. It uses the dependency of the PWM duty cycle on the line input voltage to determine th e corresponding input current. This means the average input current follows the input voltage as long as the device operates in CC M. Under light load condition, depending on the choke inductance, the system may enter into di scontinuous conduction mode (DCM). In DCM, the average current waveform will be distorted but the resultant harmonics are still low enough to meet the Class D requirement of IEC 1000-3-2. The outer l oop controls the output voltage. Depending on the load condition, OTA1 establishes an appropriate voltage at VCOMP pin which controls the amplitude of the average input current. The UTC 8565 provides several protection feat ures to ensure safe operating co ndition for both the system and device. Important protection features are namely Brown-out protection, Current Limitation and Output Under-voltage Protection. 2. Power Supply The operating voltage range of the V CC is from 10V to 21V. An internal under voltage lockout (UVLO) block monitors the V CC power supply. As soon as it exceeds 11.2V and the voltage at pin 1 (V SENSE) is >0.8V, the IC begins operating its gate drive and performs its Soft-Start as shown in Fig. 3. If VCC drops below 10.2V, the IC is off. The IC will t hen be consuming typically 200µA, whereas consuming 18mA during normal operation. The IC can be turned off and forced into standby mode by pulling down the voltage at pin 1 (V SENSE) to lower than 0.8V. The current consumption is reduced to 3mA in this mode.

UNISONIC TECHNOLOGIES CO., LTD 7 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.) 3. Start-up (Soft-Start) The operation of OTA1 during startup is shown in Fig. 4 and 5. VSENSE ( )R4 R3+R4 ×VOUT 10.8μA during Soft Start VCOMP C4 C5 UTC 8565 0.8VC3 +S1 OTA1 Soft Start 4.0V Fig. 4 Soft Start Circuit Soft Start Normal Operation VOUT<80% rated V OUT>80% rated t av(IIN) Fig. 5 Soft Start With Controlled Current Open-Loop Protect (OLP) It sources a constant 10.8µA into the compensation network at pin 2 (V COMP). The voltage at this pin rises linearly and so does the amplitude of the inpu t current. As soon as the output voltage V OUT reaches 80% of its rated level, the startup proc edure is finished and the normal voltage contro l takes over. In normal operation, the IC operates with a higher maximum current at OTA1 and therefore with a higher volt age loop gain in order to improve the dynamic behavior of the device. The advantage of this technique is a so ft-start function with lower stress for the boost diode but without the risk of audible noise. 4. System Protection The IC is equipped with various protection features to ens ure the PFC system in safe operating range. Depending on the input line voltage (V IN) and output bus voltage (V OUT), When these protections are active the conditions are shown in Fig. 6 and 7. The following sections describe the functionality of these protection features.

UNISONIC TECHNOLOGIES CO., LTD 8 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.)

4.1 Brown-Out Protection (BOP)

Input Brown-out occurs if the input voltage V IN falls below the minimum input voltage of the design (i.e. 85V for universal input voltage range) and the VCC has not entered into the VCC under voltage lockout level yet. For a system without BOP, the boost converter will increasingly draw a higher current from the main s at a given output power which may exceed the maximum design values of the input current. The UTC 8565 limits internally the current drawn from the mains and therefore also limits the input power. The difference of input and output power will result in decreasing output voltage. If the c ondition prolongs, the decreasing V OUT will terminate in output under voltage condition (OUV, 50% of rated), and the IC will be shut down (See section 4.5). Fig. 8 shows the occurrence of BOP in respect to the ISENSE voltage. The VIN threshold for BOP to occur is dependent on the voltage at I SENSE and thus the output power. The rated output power with a minimum VIN (VIN(MIN)) is 2×R1 0.6 INMINOUT ×V=)rated(P Due to the internal parameter tolerance, the maximum power with VIN(MIN) before BOP occurs is 2×1R 73.0 INMINOUT ×V=(max)P And the BOP takes over the normal operation under rated output power latest at an input voltage of 73.0 2×1R OUTBOPMAX ×)rated(P=V

4.2 Soft Over Current Control (SOC)

The UTC 8565 is designed not to support any output power that co rresponds to a voltage lower than -0.73V at the ISENSE pin. A further increase in the inductor current, which results in a lower ISENSE voltage, will activate the Soft Over Current Control (SOC). This is a soft c ontrol as it does not directly switch o ff the gate drive like the PCL. It acts on the nonlinear gain block to result in a reduced PWM duty cycle.

4.3 Peak Current Limit (PCL)

The UTC 8565 is equipped with a cycle by cycle peak current protection feature. It is ac tive when the voltage at pin 5 (I SENSE) reaches -1.08V. This voltage is am plified by OP1 with a factor of -1.43 and connected to comparator C2 with a reference voltage of 1.5V as shown in Fig. 9. A deglitcher with 300ns after the comparator improves noise immunity to the activation of this protection.

UNISONIC TECHNOLOGIES CO., LTD 9 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.)

4.4 Open Loop Protection / Input Under Voltage Protect (OLP)

Whenever VSENSE voltage falls below 0.8V, or equivalently V OUT falls below 16% of its rated value, it indicates an open loop condition (i.e. V SENSE pin not connected) or an insufficient input voltage V IN for normal operation. In this case, most of the blocks within the IC will be shutdown. The function is implemented using comparator C3 with a threshold of 0.8V as shown in the IC block diagram in Fig. 2.

4.5 Output Under Voltage Detection (OUV)

In the event of main interrupt or brown-out condition, the PFC system is not able to deliver the rated output power. This will cause the output voltage V OUT to drop below its rated value. The IC provides an output under voltage detection that checks if V OUT is falling below 50% of its rated value. Comparator C4 as shown in the device block diagram (Fig. 2) senses the voltage at pin 1 (V SENSE) with a reference of 2.5V. If comp arator C4 trips, the IC will be shut down as in OLP. The IC will be ready to restart if there is sufficient VIN to pull VOUT out of OLP.

4.6 Over-Voltage Protection (OVP)

Whenever VOUT exceeds the rated value by 5%, the over-voltage pr otection OVP is active as shown in Fig. 7. This is implemented by sensing the voltage at pin V SENSE with respect to a reference voltage of 5.25V. A V SENSE voltage higher than 5.25V will immediately r educe the output duty cycle, bypassing t he normal voltage loop control. This results in a lower input power to reduce the output voltage VOUT. 5. Frequency Setting The switching frequency of the PFC controller is fixed and c an be set by an external resistor R5 at FREQ pin. The pin voltage VFREQ is typically 2.5V. The corresponding capacitor for the oscillator is integrated in the device and the R5/frequency relationship is given at the “Electrical C haracteristic” section. The recommended operating frequency range is from 50kHz to 250kHz . As an example, a R5 of 33k Ω at pin FREQ will set a switching frequency F SW of 133kHz typically. 6. Average Current Control

6.1 Complete Current Loop

Fig. 10 show the complete system current loop. It consists of the current loop block wh ich averages the voltage at pin I SENSE, resulted from the inductor current flowing across R1. The averaged waveform is compared with an internal ramp in the ramp generator and PWM block. Once the ramp crosses the average waveform, the comparator C1 turns on the driver stage through the PWM logic block. The Nonlinear Gain block defines the amplitude of the inductor current. The following sections describe the functionality of each individual blocks. L1 D1 R3 VOUT GATE Gate Driver RSQ PWM Logic Input From Voltage LoopNonlinear Gain Fault 4VS2 1.1mS +/-50μA (linear range) Current Loop Compensation Current Loop OTA2 UTC 8565 From Full-wave Retifier ISENSE ICOMP C1+ PWM Comparator Inductor current voltage proportional to averaged Fig. 10 Complete System Current Loop

UNISONIC TECHNOLOGIES CO., LTD 10 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.)

6.2 Current Loop Compensation

The compensation of the current loop is done at the ICOMP pin. This is the OTA2 output and a capacitor C3 has to be installed at this node to ground (see Fig. 10). Under normal mode of operation, this pin gives a voltage which is proportional to the averaged inductor current. This pin is inte rnally shorted to 5V in the event of IC shuts down when OLP and UVLO occur.

6.3 Pulse Width Modulation (PWM)

The IC employs an average current control scheme in c ontinuous conduction mode (CCM) to achieve the power factor correction. Assuming the voltage loop is working and output voltage is kept constant, the off duty cycle D OFF for a CCM PFC system is given as OUT IN V V OFF =D From the above equation, D OFF is proportional to V IN. The objective of the current loop is to regulate the average inductor current such that it is proportional to the off duty cycle D OFF, and thus to the input voltage VIN. Fig. 11 shows the scheme to achieve the objective. The PWM is performed by the intersection of a ramp signal with the averaged inductor current at pin 3 (ICOMP). The PWM cycle starts with the Gate turn off for a duration of T OFF(MIN) (250ns typ.) and the ramp is kept discharged. The ramp is then allowed to rise after T OFF(MIN) expires. The off time of the boost transistor ends at the intersection of the ramp signal and the averaged current waveform. This resu lts in the proportional relationship between the average current and the off duty cycle DOFF. Fig. 12 shows the timing diagrams of TOFF(MIN) and the PWM waveforms.

6.4 Nonlinear Gain Block

The nonlinear gain block controls the amplitude of the regulated inductor current. The input of this block is the voltage at pin VCOMP. This block has been designed to support the wide input voltage range (85-265VAC).

UNISONIC TECHNOLOGIES CO., LTD 11 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.) 7. PWM Logic The PWM logic block prioritizes the control input signals and generates the final logic signal to turn on the driver stage. The speed of the logic gates in this block, together with the width of the reset pulse T OFF(MIN), are designed to meet a maximum duty cycle DMAX of 95% at the GATE output under 133kHz of operation. In case of high input currents which result in Peak Cu rrent Limitation, the GATE will be turned off immediately and maintained in off state for the current PWM cycle. The signal T OFFMIN resets (highest priority, overriding other input signals) both the current limit latch and the PWM on latch as illustrated in Fig. 13. 8. Voltage Loop The voltage loop is the outer loop of the cascaded control scheme which controls the PFC output bus voltage VOUT. This loop is closed by the feedback sensing voltage at V SENSE which is a resistive divider tapping from V OUT. The pin VSENSE is the input of OTA1 which has an internal reference of 5V. Fig. 14 shows the important blocks of this voltage loop.

8.1 Voltage Loop Compensation

The compensation of the voltage loop is installed at the VCOMP pin (see Fig. 14). This is the output of OTA1 and the compensation must be connected at this pin to ground. The compensation is also responsible for the soft start function which controls an increasing AC input current during start-up. From Full-wave Retifier D1 R3 VOUT Current Loop PWM Generation VIN Av(IIN) Nonlinear Gain Gate Driver GATE VSENSE VCOMP C4 C5 OTA1 UTC 8565 Fig. 14 Voltage Loop

UNISONIC TECHNOLOGIES CO., LTD 12 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b „ FUNCTIONAL DESCRIPTION(Cont.)

8.2 Enhanced Dynamic Response

Due to the low frequency bandwidth of the voltage loop, the dynamic response is slow and in the range of about several 10ms. This may cause additional stress to the bus capacitor and the switching transistor of the PFC in the event of heavy load changes. The IC provides therefore a “window detector” for the feedback voltage V VSENSE at pin 1 (V SENSE). Whenever VVSENSE exceeds the reference value (5V) by ±5%, it will act on the nonlinear gain block which in turn affect the gate drive duty cycle directly. This change in duty cycle is bypassing the slow changing V COMP voltage, thus results in a fast dynamic response of VOUT. 9. Output Gate Driver The output gate driver is a fast totem pole gate drive. It has an in-built cross conduction currents protection and a Zener diode Z1 (see Fig. 15) to protect the external transistor switch against undesirable over voltages. The maximum voltage at pin 7 (GATE) is typically clamped at 11.5V. The output is active HIGH and at VCC voltages below the under voltage lockout threshold VCCUVLO, the gate drive is internally pull low to maintain the off state. „ TYPICAL APPLICATION CIRCUIT 85...265VAC EMI-Filter SWITCH Auxiliary Supply VCC PFC-Controller Protection Unit Voltage Loop Compensation PWM Logic Driver Variable Oscillator Ramp Generator Nonlinear Gain Current Loop Compensation ISENSE GATE FREQ ICOMP VOUT VSENSE VCOMP GND UTC 8565

UNISONIC TECHNOLOGIES CO., LTD 13 of 13 www.unisonic.com.tw Q W - R 1 1 4 - 0 0 4 . b UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.