75542P

HUF75542P3 FAIRCHILD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 9

Technical content

Features

• Ultra Low On-Resistance -r DS(ON) = 0.014Ω, VGS = 10V  Simulation Models - Temperature Compensated PSPICE® and SABER™ Electrical Models - Spice and SABER Thermal Impedance Models - www.fairchildsemi.com  Peak Current vs Pulse Width Curve  UIS Rating Curve Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series. All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification. JEDEC TO-220AB JEDEC TO-263AB DRAIN (FLANGE) DRAIN SOURCE GATE HUF75542P3 HUF75542S3S GATE SOURCE DRAIN (FLANGE ) D G S

Ordering Information

HUF75542P3 TO-220AB 75542P HUF75542S3S TO-263AB 75542S NOTE: When ordering, use the entire part number. Add the suffix T to obtain the variant in tape and reel, e.g., HUF75542S3ST. Absolute Maximum Ratings TC = 25oC, Unless Otherwise Specified HUF75542P3, HUF75542S3S UNITS Drain Current Figure 4 A A 230 1.54 W W/oC Maximum Temperature for Soldering 300 260 oC oC NOTE: 1. TJ = 25oC to 150oC. CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Data Sheet December 2001

©2001 Fairchild Semiconductor Corporation HUF75542P3, HUF75542S3S Rev. B Electrical SpecificationsTC = 25oC, Unless Otherwise Specified PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS OFF STATE SPECIFICATIONS Drain to Source Breakdown Voltage BV DSS ID = 250µA, VGS = 0V (Figure 11) 80 - - V Zero Gate Voltage Drain Current I DSS VDS = 75V, VGS = 0V - - 1 µA VDS = 70V, VGS = 0V, TC = 150oC - - 250 µA Gate to Source Leakage Current I GSS VGS = ±20V - - ±100 nA ON STATE SPECIFICATIONS Gate to Source Threshold Voltage V GS(TH) VGS = VDS , ID = 250µA (Figure 10) 2 - 4 V Drain to Source On Resistance r DS(ON) ID = 75A, VGS = 10V (Figure 9) - 0.012 0.014 Ω THERMAL SPECIFICATIONS Thermal Resistance Junction to Case R θJC TO-220 and TO-263 - - 0.65 oC/W Thermal Resistance Junction to Ambient R θJA -- 6 2 oC/W SWITCHING SPECIFICATIONS (VGS = 10V) Turn-On Time t ON VDD = 40V, ID = 75A VGS = 10V, R GS = 3.9Ω (Figures 18, 19) - - 195 ns Turn-On Delay Time t d(ON) - 12.5 - ns Rise Time t r - 117 - ns Turn-Off Delay Time t d(OFF) -5 0-n s Fall Time t f - 80 - ns Turn-Off Time t OFF - - 195 ns GATE CHARGE SPECIFICATIONS Total Gate Charge Q g(TOT) VGS = 0V to 20V V DD = 40V, ID = 75A, Ig(REF) = 1.0mA (Figures 13, 16, 17) - 150 180 nC Gate Charge at 10V Q g(10) VGS = 0V to 10V - 80 96 nC Threshold Gate Charge Q g(TH) VGS = 0V to 2V - 5.7 7 nC Gate to Source Gate Charge Q gs -1 5-n C Gate to Drain "Miller" Charge Q gd -3 3-n C CAPACITANCE SPECIFICATIONS Input Capacitance C ISS VDS = 25V, VGS = 0V, f = 1MHz (Figure 12) - 2750 - pF Output Capacitance C OSS - 700 - pF Reverse Transfer Capacitance C RSS - 250 - pF Source to Drain Diode Specifications PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS Source to Drain Diode Voltage V SD ISD = 75A - - 1.25 V ISD = 37.5A - - 1.00 V Reverse Recovery Time t rr ISD = 75A, dISD /dt = 100A/µs - - 102 ns Reverse Recovered Charge Q RR ISD = 75A, dISD /dt = 100A/µs - - 255 nC HUF75542P3, HUF75542S3S

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE FIGURE 2. MAXIMUM CONT INUOUS DRAIN CURRENT vs FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE FIGURE 4. PEAK CURRENT CAPAB ILITY

0.02 PDM

©2001 Fairchild Semiconductor Corporation HUF75542P3, HUF75542S3S Rev. B .SUBCKT HUF75542P3 2 1 3 ; rev 15 Feb 2000 CA 12 8 4.4e-9 CB 15 14 4.2e-9 CIN 6 8 2.5e-9 DBODY 7 5 DBODYMOD DBREAK 5 11 DBREAKMOD DPLCAP 10 5 DPLCAPMOD EBREAK 11 7 17 18 87.2 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1 IT 8 17 1 LDRAIN 2 5 1.0e-9 LGATE 1 9 2.6e-9 LSOURCE 3 7 1.1e-9 MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD MWEAK 16 21 8 8 MWEAKMOD RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 5.5e-3 RGATE 9 20 1.0 RLDRAIN 2 5 10 RLGATE 1 9 26 RLSOURCE 3 7 11 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 3.3e-3 RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*230),2.5))} .MODEL DBREAKMOD D (RS = 2.9e- 1TRS1 = 1e- 3TRS2 = 1e-6) .MODEL DPLCAPMOD D (CJO = 3.4e- 9IS = 1e-3 0M = 0.8 N = 10) .MODEL MMEDMOD NMOS (VTO = 3.06 KP = 4.8 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1) .MODEL MSTROMOD NMOS (VTO = 3.5 KP = 80 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD NMOS (VTO = 2.67 KP = 0.08 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 10) .MODEL RBREAKMOD RES (TC1 =1.3e- 3TC2 = -9e-7) .MODEL RDRAINMOD RES (TC1 = 1.1e-2 TC2 = 2.5e-5) .MODEL RSLCMOD RES (TC1 = 4.5e-3 TC2 = 1e-5) .MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0) .MODEL RVTHRESMOD RES (TC1 = -2.5e-3 TC2 = -1.1e-5) .MODEL RVTEMPMOD RES (TC1 = -2.75e- 3TC2 = 0) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.0 VOFF= -4.5) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -4.5 VOFF= -6.0) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.5 VOFF= 0.5) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -0.5) .ENDS NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley. + - + - 8 + RBREAK RVTEMP VBAT RVTHRES IT 17 18 S1A S1B S2A S2B CA CB EGS EDS MWEAK EBREAK DBODY RSOURCE SOURCE 7 3 LSOURCE RLSOURCE CIN RDRAIN EVTHRES 1621 MMED MSTRO DRAIN LDRAIN RLDRAIN DBREAK DPLCAP ESLC RSLC1 RSLC2 GATE RGATE EVTEMP ESG LGATE RLGATE HUF75542P3, HUF75542S3S

©2001 Fairchild Semiconductor Corporation HUF75542P3, HUF75542S3S Rev. B REV 15 Feb 00 template huf75542p3 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbreakmod = (rs = 2.9e-1, trs1 = 1e-3, trs2 = 1e-6) dp..model dplcapmod = (cjo = 3.4e-9, is = 1e-30, m = 0.8, nl = 10) m..model mmedmod = (type=_n, vto = 3.06, kp = 4.8, is = 1e-30, tox = 1) m..model mstrongmod = (type=_n, vto = 3.5, kp = 80, is = 1e-30, tox = 1) m..model mweakmod = (type=_n, vto = 2.67, kp = 0.08, is = 1e-30, tox = 1) c.ca n12 n8 = 4.4e-9 c.cb n15 n14 = 4.2e-9 c.cin n6 n8 = 2.5e-9 dp.dbody n7 n5 = model=dbodymod dp.dbreak n5 n11 = model=dbreakmod dp.dplcap n10 n5 = model=dplcapmod i.it n8 n17 = 1 l.ldrain n2 n5 = 1e-9 l.lgate n1 n9 = 2.6e-9 l.lsource n3 n7 = 1.1e-9 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1 = 1.3e-3, tc2 = -9e-7 res.rdrain n50 n16 = 5.5e-3, tc1 = 1.1e-2, tc2 = 2.5e-5 res.rgate n9 n20 = 1.0 res.rldrain n2 n5 = 10 res.rlgate n1 n9 = 26 res.rlsource n3 n7 = 11 res.rslc1 n5 n51 = 1e-6, tc1 = 4.5e-3, tc2 = 1e-5 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 3.3e-3, tc1 = 0, tc2 = 0 res.rvtemp n18 n19 = 1, tc1 = -2.75e-3, tc2 = 0 res.rvthres n22 n8 = 1, tc1 = -2.5e-3, tc2 = -1.1e-5 spe.ebreak n11 n7 n17 n18 = 87.2 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/230))** 2.5)) + - + - 8 + RBREAK RVTEMP VBAT RVTHRES IT 17 18 S1A S1B S2A S2B CA CB EGS EDS MWEAK EBREAK DBODY RSOURCE SOURCE 7 3 LSOURCE RLSOURCE CIN RDRAIN EVTHRES 1621 MMED MSTRO DRAIN LDRAIN RLDRAIN DBREAK DPLCAP ISCL RSLC1 RSLC2 GATE RGATE EVTEMP ESG LGATE RLGATE HUF75542P3, HUF75542S3S

©2001 Fairchild Semiconductor Corporation HUF75542P3, HUF75542S3S Rev. B SPICE Thermal Model REV 15 Feb 00 T75542 CTHERM1 th 6 4.1e-3 CTHERM2 6 5 5.5e-3 CTHERM3 5 4 8.6e-3 CTHERM4 4 3 1.5e-2 CTHERM5 3 2 1.6e-2 CTHERM6 2 tl 6.5e-2 RTHERM1 th 6 2.0e-4 RTHERM2 6 5 3.5e-3 RTHERM3 5 4 2.5e-2 RTHERM4 4 3 9.0e-2 RTHERM5 3 2 1.6e-1 RTHERM6 2 tl 2.3e-1 SABER Thermal Model SABER thermal model t75542 template thermal_model th tl thermal_c th, tl ctherm.ctherm1 th 6 = 4.1e-3 ctherm.ctherm2 6 5 = 5.5e-3 ctherm.ctherm3 5 4 = 8.6e-3 ctherm.ctherm4 4 3 = 1.5e-2 ctherm.ctherm5 3 2 = 1.6e-2 ctherm.ctherm6 2 tl = 6.5e-2 rtherm.rtherm1 th 6 = 2.0e-4 rtherm.rtherm2 6 5 = 3.5e-3 rtherm.rtherm3 5 4 = 2.5e-2 rtherm.rtherm4 4 3 = 9.0e-2 rtherm.rtherm5 3 2 = 1.6e-1 rtherm.rtherm6 2 tl = 2.3e-1 RTHERM4 RTHERM6 RTHERM5 RTHERM3 RTHERM2 RTHERM1 CTHERM4 CTHERM6 CTHERM5 CTHERM3 CTHERM2 CTHERM1 tl th JUNCTION CASE HUF75542P3, HUF75542S3S