74VCX163245TB

74VCX163245 STMICROELECTRONICS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 15

Technical content

■ HIGH SPEED: tPD = 4.4ns (MAX.) at TA =85°C VCCA =3 . 0 VVCCB =2 . 3 V ■ LOW POWER DISSIPATION: I CCA =ICCB =2 0µA(MAX.) at TA=85°C ■ SYMMETRICAL OUTPUT IMPEDANCE: |IOHA |=IOLA = 12mA MIN at VCCA =3 . 0 VVCCB = 1.65V or 2.3V |IOHA |=IOLA = 8mA MIN at VCCA =2 . 3 VVCCB = 1.65V) ■ BALANCED PROPAGATION DELAYS: t PLH ≅ tPHL ■ POWER DOWN PROTECTION ON INPUTS AND OUTPUTS ■ OPERATING VOLTAGE RANGE: V CCA (OPR)=2.3Vto3.6V(1.2VDataRetention) VCCB (OPR)=1.65Vto2.7V(1.2VDataRetention) ■ PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 16245

■ LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17) ■ ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

DESCRIPTION

The 74VCX163245 is a dual supply low voltage CMOS 16-BIT BUS TRANSCEIVER fabricated with sub-micron silicon gate and five-layer metal wiring C 2MOS technology. Designed for use as an interface between a 3.3V bus and a 2.5V or 1.8V 1.8V supply systems, it achieves high speed operation while maintaining the CMOS low power dissipation. This IC is intended for two-way asynchronous communication between data buses and the direction of data transmission is determined by nDIR inputs. The enable inputs nOE c a nb eu s e d to disable the device so that the buses are effectively isolated. The A-port interfaces with the 3V bus, the B-port with the 2.5V and 1.8V bus. All inputs are equipped with protection circuits against static discharge, giving them 2KV ESD im- munity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW. 74VCX163245 16-BIT DUAL SUPPLY BUS TRANSCEIVER LEVEL TRANSLATOR This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice. ORDER CODES PACKAGE TRAY T & R TSSOP48 74VCX163245TTR TFBGA54 74VCX163245LB 74VCX163245LBR µTFBGA42 74VCX163245TB 74VCX163245TBR TSSOP µTFBGATFBGA TARGET DATA LOGIC DIAGRAM

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION TFBGA54 PIN N o µTFBGA42 PIN N o TSSOP PIN N o SYMBOL NAME AND FUNCTION A3 B3 1 1DIR Directional Controls J3 F3 24 2DIR Directional Controls A6, B5, B6, C5, C6, D5, D6, E5 A4, A5, A6, B5, B6, C5, C6, D5 47, 46, 44, 43, 41, 40, 38, 37 1A1 to 1A8 Data Inputs/Outputs E6, F5, F6, G5, G6, H5, H6, J6 D6, E5, E6, F5, F6,G4, G5, G6 36, 35, 33, 32, 30, 29, 27, 26 2A1 to 2A8 Data Inputs/Outputs A1, B2, B1, C2, C1, D2, D1, E2 A3, A2, A1, B2, B1, C2, C1, D2 2, 3, 5, 6, 8, 9, 11, 12 1B1 to 1B8 Data Inputs/Outputs E1, F2, F1, G2, G1, H2, H1, J1 D1, E2, E1, F2, F1,G3, G2, G1 13, 14, 16, 17, 19, 20, 22, 23 2B1 to 2B8 Data Inputs/Outputs J4 F4 25 G 2 Output Enable Inputs A4 B4 48 G 1 Output Enable Inputs D3, D4, E3, E4, F3, F4 28, 34, 39, 45 GND Ground (0V) A2, A5, B3, B4, H3, H4, J2, J5 - - NC No Connected C4, G4 D4 42, 31 V CCA Positive Supply Voltage C 3 ,G 3 D 3 7 ,1 8 V CCB Positive Supply Voltage

PIN CONNECTION (top view for TSSOP, bottom view for BGA) TRUTH TABLE X=Don’t care; Z=High Impedance INPUTS FUNCTION OUTPUT G DIR A BUS B BUS L L OUTPUT INPUT A = B L H INPUT OUTPUT B = A HXZZZ TSSOP TFBGA µTFBGA

Absolute Maximum Rating are those value beyond which damage to the device may occur. Functional operation under these condition is not implied (*) 500mW:≅ 65°C derated to 300mW by 10mW/°C: 65°C to 85°C RECOMMENDED OPERATING CONDITIONS 1) VIN from 0.8V to 2.0V at VCC =3.0V Symbol Parameter Value Unit VCCA Supply Voltage -0.5 to +4.6 V VCCB Supply Voltage -0.5 to +4.6 V VI DC Input Voltage -0.5 to +4.6 V VI/OA DC I/O Voltage (Output disabled) -0.5 to +4.6 V VI/OB DC I/O Voltage (Output disabled) -0.5 to +4.6 V VI/OA DC I/O Voltage -0.5 to V CCA + 0.5 V VI/OB DC I/O Voltage -0.5 to V CCB + 0.5 V IIK DC Input Diode Current − 20 mA IOK DC Output Diode Current − 50 mA IOA DC Output Current ± 50 mA IOB DC Output Current ± 50 mA ICCA DC V CC or Ground Current ± 100 mA ICCB DC V CC or Ground Current ± 100 mA Pd Power Dissipation 400 mW Tstg Storage Temperature -65 to +150 °C TL Lead Temperature (10 sec) 300 °C Symbol Parameter Value Unit VCCA Supply Voltage 2.3 to 3.6 V VCCB Supply Voltage 1.65 to 2.7 V VI Input Voltage (Dir, OE) 0 to V CCB V VI/OA I/O Voltage 0 to V CCA V VI/OB I/O Voltage 0 to V CCB V Top Operating Temperature -40 to 85 °C dt/dv Input Rise and Fall Time (note 1) 0 to 10 ns/V

DC SPECIFICATION FOR V CCA Symbol Parameter Test Condition Value UnitVCCB (*) (V) VCCA (*) (V) TA =2 5° C -40 to 85 °C V IHA High Level Input Voltage (An) 1.8 2.5 1.6 1.6 V1.8 3.3 2.0 2.0 2.5 3.3 2.0 2.0 VILA Low Level Input Voltage (An) 1.8 2.5 0.7 0.7 V1.8 3.3 0.8 0.8 2.5 3.3 0.8 0.8 VOHA High Level Output Voltage 2.3 3.0 IO =-100µA 2.8 2.8 V 2.3 3.0 IO =-24 mA 2.2 2.2 1.65 3.0 IO =-24 mA 2.2 2.2 1.65 2.3 IO =-18 mA 1.7 1.7 VOLA Low Level Output Voltage 2.3 3.0 IO =100 µA 0.2 0.2 V 2.3 3.0 IO =24 mA 0.55 0.55 1.65 3.0 IO =24 mA 0.55 0.55 1.65 2.3 IO =18 mA 0.60 0.60 IIA Input Leakage Current 2.7 3.6 VI=V CC or GND ± 0.5 ± 5 µA IOZA High Impedance Output Leakage Current 2.7 3.6 V IA = Gnd or 3.6V VIB =V IHB or VILB OE =V CCB ± 1.0 ± 10 µA IIA(HOLD) Input Hold Current 1.65 2.3 VI= 0.57V 25 25 µA 1.65 2.3 VI= 1.07V -25 -25 1.65 3.0 VI= 0.57V 25 25 µA 1.65 3.0 VI= 1.07V -25 -25 2.3 3.0 VI= 0.7V 45 45 µA 2.3 3.0 VI= 1.6V -45 -45 2.7 3.6 VIB = 0 to 2.7V ± 300 IOFF Power Off Leakage Current 00 V IA = Gnd to 3.6V VIB= Gnd to 3.6V G, Dir = GND to 3.6V ± 1.0 ± 10 µA ICCtA Quiescent Supply Current 1.95 3.6 VIA =VCCA or GND VIB =VCCB or GND 22 0 µA 1.95 2.7 2.7 3.6 ΔICCtA Maximum Quiescent Supply Current / Input (An) 2.7 3.6 VIA =V CCA -0 . 6 V VIB =VCCB or GND 0.75 mA 1.95 3.6 1.95 2.7

DC SPECIFICATION FOR V CCB Symbol Parameter Test Condition Value UnitVCCB (V) (*) VCCA (V) (*) TA =2 5° C -40 to 85 °C V IHB High Level Input Voltage (Bn, Dir, OE ) 1.8 2.5 0.65VCCB 0.65VCCB V1.8 3.3 0.65VCCB 0.65VCCB 2.5 3.3 1.6 1.6 VILB Low Level Input Voltage (Bn, Dir, OE ) 1.8 2.5 0.35VCCB 0.35VCCB V1.8 3.3 0.35VCCB 0.35VCCB 2.5 3.3 0.7 0.7 VOHB High Level Output Voltage 2.3 3.0 IO =-100µA 2.8 2.8 V 2.3 3.0 IO =-18 mA 1.7 1.7 1.65 3.0 IO =-6 mA 1.25 1.25 1.65 2.3 IO =-6 mA 1.25 1.25 VOLB Low Level Output Voltage 2.3 3.0 IO =100 µA 0.2 0.2 V 2.3 3.0 IO =18 mA 0.60 0.60 1.65 3.0 IO =6 mA 0.30 0.30 1.65 2.3 IO =6 mA 0.30 0.30 IIB Input Leakage Current 2.7 3.6 VI=V CC or GND ± 0.5 ± 5 µA IOZB High Impedance Output Leakage Current 2.7 3.6 V IA =V IHA or VILA VIB = GND or 2.7V G =V CCB ± 1.0 ± 10 µA IIB(HOLD) Input Hold Current 1.65 2.3 VI= 0.57V 25 25 µA 1.65 2.3 VI= 1.07V -25 -25 1.65 3.0 VI= 0.57V 25 25 µA 1.65 3.0 VI= 1.07V -25 -25 2.3 3.0 VI= 0.7V 45 45 µA 2.3 3.0 VI= 1.6V -45 -45 2.7 3.6 VIB = 0 to 2.7V ± 300 ICCtB Quiescent Supply Current 1.95 3.6 V IA =VCCA or GND VIB =VCCB or GND Dir or G=V CCB or GND 22 0 µA 1.95 2.7 2.7 3.6 ΔICCtB Maximum Quiescent Supply Current / Input (Bn, DIR, OE 2.7 3.6 VIB =V CCB -0 . 6 V VIA =VCCA or GND 0.75 mA 1.95 3.6 1.95 2.7

DYNAMIC SWITCHING CHARACTERISTICS AC ELECTRICAL CHARACTERISTICS Symbol Parameter Test Condition Value UnitVCCB (V) VCCA (V) TA =2 5° C - 4 0t o8 5° C V OLPA Dynamic Low Level Quiet An Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc 0.25 V1.8 3.3 0.25 2.5 3.3 0.6 V OLPB Dynamic Low Level Quiet Bn Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc 0.6 V1.8 3.3 0.8 2.5 3.3 0.8 V OLVA Dynamic Low Level Quiet An Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc -0.6 V1.8 3.3 -0.8 2.5 3.3 -0.8 V OLVB Dynamic Low Level Quiet Bn Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc 2.5 3.3 -0.6 VOHVA Dynamic Low Level Quiet An Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc 1.7 V1.8 3.3 2.0 2.5 3.3 2.0 VOHVB Dynamic Low Level Quiet Bn Output 1.8 2.5 C L =30pF VIL=0V VIH =Vcc 1.3 V1.8 3.3 1.3 2.5 3.3 1.7 Symbol Parameter Test Condition Value UnitV CCB (V) VCCA (V) -40 to 85 °C Min. Max. tPLH tPHL Propagation Delay Time An to Bn 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 5.8 tPLH tPHL Propagation Delay Time Bn to An 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 5.5 tPZL tPZH Output Enable Time OE to An 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 5.3 tPZL tPZH Output Enable Time OE to Bn 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 8.3 tPLZ tPHZ Output Disable Time OE to An 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 5.2 tPLZ tPHZ Output Disable Time OE to Bn 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 1.0 4.6 tOSLH tOSHL Output To Output Skew Time (note1, 2) 1.8± 0.15 2.5 ± 0.2 C L =3 0p F R L =5 0 0Ω 0.5

AC ELECTRICAL CHARACTERISTICS 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH =|tPLHm -tPLHn |, tOSHL =|tPHLm -tPHLn | 2) Parameter guaranteed by design CAPACITANCE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation. ICC(opr)=C PD xV CC xfIN +ICC /16 (per circuit) Symbol Parameter Test Condition TA = -40 to 85 °C Unit tOSLH tOSHL Output To Output Skew Time (note1, 2) 5.0 0.5 0.75 ns Symbol Parameter Test Condition Value UnitVCCB (V) VCCA (V) TA =2 5° C - 4 0t o8 5° C C INA Input Capacitance open open 5 V C I/O Input/Output Capacitance 2.5 3.3 6 V C PD Power Dissipation Capacitance 2.5 3.3 f=10MHz 20 V

C L = 30pF or equivalent (includes jig and probe capacitance) R L =R 1 =5 0 0Ω or equivalent R T =Z OUT of pulse generator (typically 50Ω ) WAVEFORM SYMBOL VALUE TEST SWITCH tPLH ,tPHL Open tPZL ,tPLZ (VCC = 3.0 to 3.6V) 6V tPZL ,tPLZ (VCC = 2.3 to 2.7V or VCC = 1.65 to 1.95V) 2V CC tPZH ,tPHZ GND Symbol VCC VIH VCC VCC VCC VM 1.5V V CC /2 V CC /2 VX VOL +0.3V V OL +0.15V V OL +0.15V VY VOL -0.3V V OL -0.15V V OL -0.15V

WAVEFORM 1: PROPAGATION DELAY (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)

DIM. mm. inch A 1.2 0.047 A1 0.05 0.15 0.002 0.006 A2 0.9 0.035 b 0.17 0.27 0.0067 0.011 c 0.09 0.20 0.0035 0.0079 D 12.4 12.6 0.488 0.496 E 8.1 BSC 0.318 BSC E1 6.0 6.2 0.236 0.244 e 0.5 BSC 0.0197 BSC K0 ˚ 8 ˚0 ˚ 8 ˚ L 0.50 0.75 0.020 0.030 TSSOP48 MECHANICAL DATA c Eb A2A D PIN 1 IDENTIFICATION A1 LKe 7065588C

DIM. mm. mils A 1.2 47.2 A1 0.25 9.8 A2 0.85 33.5 B 0.45 0.55 17.7 21.7 D 7.9 8.1 311.0 318.9 D1 6.4 252.0 E1 4 157.5 e 0.8 31.5 SE 0.4 15.7 TFBGA54 MECHANICAL DATA 0051434/E

DIM. mm. mils A 3.90 4.10 153.5 161.4 B 3.40 3.60 133.9 141.7 C 1.07 1.16 42.1 45.6 D 0.3 11.8 E 0.5 19.7 F 0.78 0.86 30.7 33.9 mFBGA42 MECHANICAL DATA

DIM. mm. inch A 330 12.992 C 12.8 13.2 0.504 0.519 D 20.2 0.795 N 60 2.362 T 30.4 1.197 Ao 8.7 8.9 0.343 0.350 Bo 13.1 13.3 0.516 0.524 Ko 1.5 1.7 0.059 0.067 Po 3.9 4.1 0.153 0.161 P 11.9 12.1 0.468 0.476 Tape & Reel TSSOP48 MECHANICAL DATA

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com