74LV132 PHILIPS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
/C0109 /C0110 /C0114 74LV132 Quad 2-input NAND Schmitt-trigger Product specification Supersedes data of 1997 Feb 04 IC24 Data Handbook
1998 Apr 28
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
21998 Apr 28 853–1912 19290
FEATURES
- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V
- Typical VOLP (output ground bounce) 0.8V @ VCC = 3.3V, Tamb = 25°C
- Typical VOHV (output VOH undershoot) 2V @ VCC = 3.3V, Tamb = 25°C
- Output capability: standard
- ICC category: SSI
APPLICATIONS
- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators
DESCRIPTION
The 74LV132 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT132. The 74LV132 contains four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The gate switches at different points for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT– is defined as the hysteresis voltage VH . QUICK REFERENCE DATA GND = 0V; Tamb = 25°C; tr = tf 2.5 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT tPHL /tPLH Propagation delay nA, nB to nY C L = 15pF VCC = 3.3V 10 ns C I Input capacitance 3.5 pF C PD Power dissipation capacitance per gateNotes 1 and 2 24 pF NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW) PD = CPD VCC 2 fi (CL VCC 2 fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL VCC 2 fo) = sum of the outputs. 2. The condition is VI = GND to VCC
ORDERING INFORMATION
PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA PKG. DWG. # 14-Pin Plastic DIL –40°C to +125°C 74LV132 N 74LV132 N SOT27-1 14-Pin Plastic SO –40°C to +125°C 74LV132 D 74LV132 D SOT108-1 14-Pin Plastic SSOP Type II –40°C to +125°C 74LV132 DB 74LV132 DB SOT337-1 14-Pin Plastic TSSOP Type I –40°C to +125°C 74LV132 PW 74LV132PW DH SOT402-1 PIN DESCRIPTION PIN NUMBER SYMBOL FUNCTION 1, 4, 9, 12 1A to 4A Data inputs 2, 5, 10, 13 1B to 4B Data inputs 3, 6, 8, 11 1Y to 4Y Data outputs
7 GND Ground (0V)
14 VCC Positive supply voltage
NOTES: H = HIGH voltage level L = LOW voltage level
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 3
LOGIC SYMBOL (IEEE/IEC) SV00216 LOGIC SYMBOL SV00215 2Y 6 3Y 8 4Y 11 LOGIC DIAGRAM Y A B SV00217 RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT VCC DC supply voltage See Note1 1.0 3.3 5.5 V VI Input voltage 0 – VCC V VO Output voltage 0 – VCC V Tamb Operating ambient temperature range in free air See DC and AC characteristics –40 –40 +85 +125 °C tr, tf Input rise and fall times except for Schmitt-trigger inputs VCC = 1.0V to 2.0V VCC = 2.0V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V to 5.5V 500 200 100 ns/V NOTE:
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 4
ABSOLUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL PARAMETER CONDITIONS RATING UNIT VCC DC supply voltage –0.5 to +7.0 V ±IIK DC input diode current VI < –0.5 or VI > VCC + 0.5V 20 mA ±IOK DC output diode current VO < –0.5 or VO > VCC + 0.5V 50 mA ±IO DC output source or sink current – standard outputs –0.5V < VO < VCC + 0.5V 25 mA ±IGND , ±ICC DC V CC or GND current for types with – standard outputs 50 mA Tstg Storage temperature range –65 to +150 °C PTOT Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP) for temperature range: –40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K 750 500 400 mW NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. DC CHARACTERISTICS Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). LIMITS SYMBOL PARAMETER TEST CONDITIONS -40°C to +85°C -40°C to +125°C UNIT MIN TYP 1 MAX MIN MAX VCC = 1.2V 0.9 0.9 V HIGH level Input VCC = 2.0V 1.4 1.4 VVIH voltage VCC = 2.7 to 3.6V 2.0 2.0 V VCC = 4.5 to 5.5V 0.7*VCC 0.7*VCC VCC = 1.2V 0.3 0.3 V LOW level Input VCC = 2.0V 0.6 0.6 VVIL voltage VCC = 2.7 to 3.6V 0.8 0.8 V VCC = 4.5 to 5.5 0.3*VCC 0.3*VCC VCC = 1.2V; VI = VIH or VIL; –IO = 100µA 1.2 HIGH l l t t VCC = 2.0V; VI = VIH or VIL; –IO = 100µA 1.8 2.0 1.8 VOH HIGH level output voltage;all outputs VCC = 2.7V; VI = VIH or VIL; –IO = 100µA 2.5 2.7 2.5 Vvoltage all out uts VCC = 3.0V; VI = VIH or VIL; –IO = 100µA 2.8 3.0 2.8 VCC = 4.5V; VI = VIH or VIL; –IO = 100µA 4.3 4.5 4.3 VO HIGH level output voltage; VCC = 3.0V; VI = VIH or VIL; –IO = 6mA 2.40 2.82 2.20 VVOH g STANDARD outputs VCC = 4.5V; VI = VIH or VIL; –IO = 12mA 3.60 4.20 3.50 V VCC = 1.2V; VI = VIH or VIL; IO = 100µA 0 LOW l l t t VCC = 2.0V; VI = VIH or VIL; IO = 100µA 0 0.2 0.2 VOL LOW level output voltage;all outputs VCC = 2.7V; VI = VIH or VIL; IO = 100µA 0 0.2 0.2 Vvoltage all out uts VCC = 3.0V; VI = VIH or VIL; IO = 100µA 0 0.2 0.2 VCC = 4.5V; VI = VIH or VIL; IO = 100µA 0 0.2 0.2
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 5
DC CHARACTERISTICS (Continued) Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). SYMBOL PARAMETER TEST CONDITIONS LIMITS UNITSYMBOL PARAMETER TEST CONDITIONS -40°C to +85°C -40°C to +125°C UNIT VO LOW level output voltage; VCC = 3.0V; VI = VIH or VIL; IO = 6mA 0.25 0.40 0.50 VVOL g STANDARD outputs VCC = 4.5V; VI = VIH or VIL; IO = 12mA 0.35 0.55 0.65 V II Input leakage current VCC = 5.5V; VI = VCC or GND 1.0 1.0 µA ICC Quiescent supply current; SSI VCC = 5.5V; VI = VCC or GND; IO = 0 20.0 40 µA ΔICC Additional quiescent supply current per input VCC = 2.7V to 3.6V; VI = VCC – 0.6V 500 850 µA NOTE: 1. All typical values are measured at Tamb = 25°C. TRANSFER CHARACTERISTICS Voltages are referenced to GND = 0V. CONDITION LIMITS SYMBOL PARAMETER WAVEFORM CONDITION –40 to +85°C –40 to +125°C UNIT VCC (V) MIN TYP 1 MAX MIN MAX 1.2 – 0.70 – – VT+ Positive going threshold Figures 1.2 – 0.34 – – – VT– Negative going threshold Figures 1.2 – 0.30 – – – VH Hysteresis (VT+ – VT ) Figures NOTE: 1. Unless otherwise stated, all typical values are at Tamb = 25°C.
1998 Apr 28 6
- Unless otherwise stated, all typical values are at Tamb = 25°C.
- Typical value measured at VCC = 3.3V.
- Typical value measured at VCC = 5.0V.
Figure 1. Transfer characteristic. Figure 2. Definition of VT+, VT– and VH ; where VT+ and VT– are between limits of 20% and 70%. Figure 3. Typical LV132 transfer characteristics; VCC = 1.2V. Figure 4. Typical LV132 transfer characteristics; VCC = 2.0V.
1998 Apr 28 7
Figure 5. Typical LV132 transfer characteristics; VCC = 3.0V. Figure 6. Input (nA, nB) to output (nY) propagation delays. R T = Termination resistance should be equal to ZOUT of pulse generators. Figure 7.Load circuitry for switching times.
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 8
DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 9
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 10
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger
1998 Apr 28 11
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1
Philips Semiconductors Product specification 74LV132Quad 2-input NAND Schmitt-trigger yyyy mmm dd 12 Definitions Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 08-98 Document order number: 9397-750-04422 /C0109 /C0110 /C0114 Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Production Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Data sheet status [1] Please consult the most recently issued datasheet before initiating or completing a design.