74LCX00BQX

74LCX00BQX FAIRCHILD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 11

Technical content

Features

I 2.3V–3.6V VCC specifications provided I 5.2 ns tPD max (VCC = 3.3V), 10 µA ICC max I Power down high impedance inputs and outputs I ±24 mA output drive (VCC = 3.0V) I Implements patented noise/EMI reduction circuitry I Latch-up performance exceeds JEDEC 78 conditions I ESD performance: Human body model > 2000V Machine model > 200V I Leadless Pb-Free DQFN package Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Note 1: DQFN package available in Tape and Reel only. Note 2: “_NL ” package available in Tape and Reel only. Order Number Package Package DescriptionNumber 74LCX00M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74LCX00MX_NL (Note 2) M14A Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74LCX00SJ M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LCX00BQX (Note 1) MLP014A Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm 74LCX00MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74LCX00MTCX_NL (Note 2) MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

www.fairchildsemi.com 2 74LCX00 Logic Symbol IEEE/IEC Pin Descriptions Connection Diagrams Pin Assignments for SOIC, SOP, and TSSOP Pad Assignments for DQFN (Top View) Pin Names Description An, Bn Inputs O n Outputs

3 www.fairchildsemi.com 74LCX00 Absolute Maximum Ratings(Note 3) Recommended Operating Conditions (Note 5) Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recom- mended Operating Conditions” table will define the conditions for actual device operation. Note 4: IO Absolute Maximum Rating must be observed. Note 5: Unused inputs must be held HIGH or LOW. They may not float. Symbol Parameter Value Conditions Units VCC Supply Voltage −0.5 to +7.0 V VI DC Input Voltage −0.5 to +7.0 V VO DC Output Voltage −0.5 to VCC + 0.5 Output in HIGH or LOW State (Note 4) V IIK DC Input Diode Current −50 V I < GND mA IOK DC Output Diode Current −50 V O < GND mA+50 V O > VCC IO DC Output Source/Sink Current ±50 mA ICC DC Supply Current per Supply Pin ±100 mA IGND DC Ground Current per Ground Pin ±100 mA TSTG Storage Temperature −65 to +150 °C Symbol Parameter Min Max Units VCC Supply Voltage Operating 2.0 3.6 VData Retention 1.5 3.6 VI Input Voltage 05 . 5V VO Output Voltage HIGH or LOW State 0 V CC V IOH /IOL Output Current V CC = 3.0V − 3.6V ±24 mAVCC = 2.7V - 3.0V ±12 VCC = 2.3V - 2.7V ±8 TA Free-Air Operating Temperature −40 85 °C ∆t/∆V Input Edge Rate, V IN = 0.8V–2.0V, VCC = 3.0V 0 10 ns/V Symbol Parameter Conditions VCC TA = −40°C to +85°C Units (V) Min Max VIH HIGH Level Input Voltage 2.3 − 2.7 1.7 V 2.7 − 3.6 2.0 VIL LOW Level Input Voltage 2.3 − 2.7 0.7 V 2.7 − 3.6 0.8 VOH HIGH Level Output Voltage I OH = −100 µA2 . 3 − 3.6 V CC − 0.2 V IOH = −8 mA 2.3 1.8 IOH = −12 mA 2.7 2.2 IOH = −18 mA 3.0 2.4 IOH = −24 mA 3.0 2.2 VOL LOW Level Output Voltage I OL = 100 µA2 . 3 − 3.6 0.2 V IOL = 8mA 2.3 0.6 IOL = 12 mA 2.7 0.4 IOL = 16 mA 3.0 0.4 IOL = 24 mA 3.0 0.55 II Input Leakage Current 0 ≤ VI ≤ 5.5V 2.3 − 3.6 ±5.0 µA IOFF Power-Off Leakage Current V I or VO = 5.5V 0 10 µA ICC Quiescent Supply Current V I = VCC or GND 2.3 − 3.6 10 µA ∆ICC Increase in ICC per Input V IH = VCC −0.6V 2.3 − 3.6 500 µA

www.fairchildsemi.com 4 74LCX00 Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL ) or LOW-to-HIGH (tOSLH ). Dynamic Switching Characteristics Capacitance Symbol Parameter TA = −40°C to +85°CF, RL = 500Ω Units C L = 50pF C L = 50pF C L = 30pF Min Max Min Max Min Max ns tOSHL Output to Output Skew (Note 6) 1.0 ns tOSLH 1.0 Symbol Parameter Conditions VCC TA = 25°C Unit (V) Typical VOLP Quiet Output Dynamic Peak VOL C L = 50 pF, VIH = 3.3V, VIL = 0V 3.3 0.8 V C L = 30 pF, VIH = 2.5V, VIL = 0V 2.5 0.6 VOLV Quiet Output Dynamic Valley VOL C L = 50 pF, VIH = 3.3V, VIL = 0V 3.3 −0.8 V C L = 30 pF, VIH = 2.5V, VIL = 0V 2.5 −0.6 Symbol Parameter Conditions Typical Units C IN Input Capacitance V CC = Open, VI = 0V or VCC 7p F C OUT Output Capacitance V CC = 3.3V, VI = 0V or VCC 8p F C PD Power Dissipation Capacitance V CC = 3.3V, VI = 0V or VCC , f = 10 MHz 25 pF

www.fairchildsemi.com 6 74LCX00 Schematic Diagram Generic for LCX Family

7 www.fairchildsemi.com 74LCX00 Tape and Reel Specification Tape Format for DQFN TAPE DIMENSIONS inches (millimeters) REEL DIMENSIONS inches (millimeters) Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed BQX Carrier 3000 Filled Sealed Trailer (Hub End) 75 (typ) Empty Sealed T a p e S i z e ABCDN W 1 W 2

www.fairchildsemi.com 8 74LCX00 Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

9 www.fairchildsemi.com 74LCX00 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D

www.fairchildsemi.com 10 74LCX00 Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm

11 www.fairchildsemi.com 74LCX00 Low Voltage Quad 2-Input NAND Gate with 5V Tolerant Inputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD ’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com