IDT74LVCHR162245A RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 7

Technical content

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS OCTOBER 2015INDUSTRIAL TEMPERATURE RANGE DSC-459 8/6 FEATURES:

  • Typical t SK(o) (Output Skew) < 250ps
  • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
  • V CC = 3.3V ± 0.3V, Normal Range
  • V CC = 2.7V to 3.6V, Extended Range
  • CMOS power levels (0.4 μ μμ μμ W typ. static)
  • All inputs, outputs, and I/O are 5V tolerant
  • Supports hot insertion
  • Available in TSSOP package FUNCTIONAL BLOCK DIAGRAM APPLICATIONS:
  • 5V and 3.3V mixed voltage systems
  • Data communication and telecommunication systems DRIVE FEATURES:
  • Balanced Output Drivers: ±12mA
  • Low switching noise IDT74LVCHR162245A DESCRIPTION: This 16-bit bus transceiver is built using advanced dual metal CMOS technology. This high-speed, low power device is ideal for asynchronous communication between two buses (A and B). The Direction and Output Enable controls are designed to operate this device as either two indepen- dent 8-bit transceivers or one 16-bit transceiver. The direction control pin (DIR) controls the direction of data flow. The output enable pin ( OE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin. All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system. The LVCHR162245A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been designed to drive ±12mA at the designated threshold levels. The LVCHR162245A has “bus-hold” which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors. 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3 STATE OUTPUTS,

5 VOLT TOLERANT I/O, BUS-HOLD

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS TSSOP TOP VIEW PIN CONFIGURATION Symbol Description Max Unit VTERM Terminal Voltage with Respect to GND –0.5 to +6.5 V TSTG Storage Temperature –65 to +150 °C IOUT DC Output Current –50 to +50 mA IIK Continuous Clamp Current, –50 mA IOK VI < 0 or VO < 0 ICC Continuous Current through each ±100 mA ISS VCC or GND ABSOLUTE MAXIMUM RATINGS(1) NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. NOTE: 1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os. NOTE: 1. As applicable to the device type. Symbol Parameter (1) Conditions Typ. Max. Unit CIN Input Capacitance V IN = 0V 4.5 6 pF COUT Output Capacitance V OUT = 0V 6.5 8 pF CI/O I/O Port Capacitance V IN = 0V 6.5 8 pF CAPACITANCE (TA = +25°C, F = 1.0MHz) NOTE: 1. H = HIGH Voltage Level X = Don’t Care L = LOW Voltage Level Z = High-Impedance Inputs xOE xDIR Outputs L L B Data to A Bus L H A Data to B Bus H X High Z State FUNCTION TABLE (EACH 8-BIT SECTION)(1) Pin Names Description xOE Output Enable Input (Active LOW) xDIR Direction Control Output x A x Side A Inputs or 3-State Outputs (1) x B x Side B Inputs or 3-State Outputs (1) PIN DESCRIPTION 1DIR 1B1 GND VCC GND 481 1B2 1B3 1B4 1B5 1B6 1B7 1B8 2B1 2B2 GND 2B3 2B4 2B6 2B5 VCC GND 2B8 2B7 2DIR 1OE 1A1 GND VCC GND 1A2 1A3 1A4 1A5 1A6 1A7 1A8 2A1 2A2 GND 2A3 2A4 2A6 2A5 VCC GND 2A8 2A7 2OE

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS Symbol Parameter Test Conditions Min. Typ.(1) Max. Unit VIH Input HIGH Voltage Level V CC = 2.3V to 2.7V 1.7 — — V VCC = 2.7V to 3.6V 2 — — VIL Input LOW Voltage Level V CC = 2.3V to 2.7V — — 0.7 V VCC = 2.7V to 3.6V — — 0.8 IIH Input Leakage Current VCC = 3.6V VI = 0 to 5.5V — — ±5 μA IIL IOZH High Impedance Output Current V CC = 3.6V VO = 0 to 5.5V — — ±10 μA IOZL (3-State Output pins) IOFF Input/Output Power Off Leakage V CC = 0V, VIN or VO ≤ 5.5V — — ±50 μA VIK Clamp Diode Voltage VCC = 2.3V, IIN = –18mA — –0.7 –1.2 V VH Input Hysteresis VCC = 3.3V — 100 — mV ICCL Quiescent Power Supply Current V CC = 3.6V VIN = GND or VCC —— 1 0 μA ICCH ICCZ 3.6 ≤ VIN ≤ 5.5V(2) —— 1 0 ΔICC Quiescent Power Supply Current One input at VCC - 0.6V, other inputs at VCC or GND — — 500 μA Variation DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition: T A = –40°C to +85°C NOTES: 1. Typical values are at V CC = 3.3V, +25°C ambient. 2. This applies in the disabled state only. BUS-HOLD CHARACTERISTICS Symbol Parameter(1) Test Conditions Min. Typ.(2) Max. Unit IBHH Bus-Hold Input Sustain Current V CC = 3V VI = 2V – 75 — — μA IBHL VI = 0.8V 75 — — IBHH Bus-Hold Input Sustain Current V CC = 2.3V VI = 1.7V — — — μA IBHL VI = 0.7V — — — IBHHO Bus-Hold Input Overdrive Current V CC = 3.6V VI = 0 to 3.6V — — ±500 μA IBHLO NOTES: 1. Pins with Bus-Hold are identified in the pin description. 2. Typical values are at V CC = 3.3V, +25°C ambient.

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C Symbol Parameter Test Conditions Typical Unit CPD Power Dissipation Capacitance per Transceiver Outputs enabled C L = 0pF, f = 10Mhz 39 pF CPD Power Dissipation Capacitance per Transceiver Outputs disabled 4 SWITCHING CHARACTERISTICS(1) VCC = 2.7V V CC = 3.3V ± 0.3V Symbol Parameter Min. Max. Min. Max. Unit tPLH Propagation Delay — 5.7 1.5 4.8 ns tPHL xAx to xBx or xBx to xAx tPZH Output Enable Time — 7.9 1.5 6.3 ns tPZL xOE to xAx or xBx tPHZ Output Disable Time — 8.3 2.2 7.4 ns tPLZ xOE to xAx or xBx tSK(o) Output Skew (2) —— — 500 ps NOTES: 1. See TEST CIRCUITS AND WAVEFORMS. T A = – 40°C to + 85°C. 2. Skew between any two outputs of the same package and switching in the same direction. NOTE: 1. V IH and V IL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriat e V CC range. TA = – 40°C to + 85°C. OUTPUT DRIVE CHARACTERISTICS Symbol Parameter Test Conditions(1) Min. Max. Unit VOH Output HIGH Voltage V CC = 2.3V to 3.6V I OH = – 0.1mA V CC – 0.2 — V VCC = 2.3V I OH = – 4mA 1.9 — IOH = – 6mA 1.7 — VCC = 2.7V I OH = – 4mA 2.2 — IOH = – 8mA 2 — VCC = 3V I OH = – 6mA 2.4 — IOH = – 12mA 2 — VOL Output LOW Voltage V CC = 2.3V to 3.6V I OL = 0.1mA — 0.2 V VCC = 2.3V I OL = 4mA — 0.4 IOL = 6mA — 0.55 VCC = 2.7V I OL = 4mA — 0.4 IOL = 8mA — 0.6 VCC = 3V I OL = 6mA — 0.55 IOL = 12mA — 0.8

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS Open VLOAD GND VCC Pulse Generator D.U.T. 500 500 CLRT VIN VOUT(1, 2) LVC Link INPUT VIH VOH VOL tPLH1 tSK (x)OUTPUT 1 OUTPUT 2 tPHL1 tSK (x) tPLH2 tPHL2 VT VT VOH VT VOL tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1 LVC Link SAME PHASE INPUT TRANSITION OPPOSITE PHASE INPUT TRANSITION VOH VOL tPLH tPHL tPHLtPLH OUTPUT VIH VT VT VIH VT LVC Link DATA INPUT 0V tREM TIMING INPUT ASYNCHRONOUS CONTROL SYNCHRONOUS CONTROL tSU tH tSU tH VIH VT VIH VT VIH VT VIH VT LVC Link LOW-HIGH-LOW PULSE HIGH-LOW-HIGH PULSE VT tW VT LVC Link CONTROL INPUT tPLZ 0V OUTPUT NORMALLY LOW tPZH SWITCH CLOSED OUTPUT NORMALLY HIGH ENABLE DISABLE SWITCH OPEN tPHZ VLZ VOH VT VT tPZL VLOAD/2 VLOAD/2 VIH VT VOL VHZ LVC Link TEST CIRCUITS AND WAVEFORMS Propagation Delay Test Circuit for All Outputs Enable and Disable Times Set-up, Hold, and Release Times NOTES: 1. For t SK(o) OUTPUT1 and OUTPUT2 are any two outputs. 2. For t SK(b) OUTPUT1 and OUTPUT2 are in the same bank. DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to Z OUT of the Pulse Generator. NOTES: 1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t F ≤ 2.5ns; t R ≤ 2.5ns. 2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t F ≤ 2ns; t R ≤ 2ns. Output Skew - tSK(X) Pulse Width NOTE: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. VLOAD 6 6 2 x Vcc V VIH 2.7 2.7 Vcc V VT 1.5 1.5 Vcc / 2 V VLZ 300 300 150 mV VHZ 300 300 150 mV CL 50 50 30 pF TEST CONDITIONS SWITCH POSITION Test Switch Open Drain Disable Low V LOAD Enable Low Disable High GND Enable High All Other Tests Open

INDUSTRIAL TEMPERATURE RANGE IDT74LVCHR162245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION

PackageDevice TypeTemp. Range XX X FamilyBus-Hold X Blank Tube or Tray Tape and Reel PAG Thin Shrink Small Outline Package - Green 74 -40°C to +85°C Bus-hold H R162 16-Bit Bus Transceiver with 3-State Outputs245A Double-Density with Resistors, ±12mA DATASHEET DOCUMENT HISTORY 10/06/2015 Pg. 6 Updated the ordering information by removing non RoHS part and adding Tape and Reel information.

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.