74FR16540 FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

■ Inverting buffers ■ 3-STATE outputs drive bus lines ■ Output sink capability of 64 mA, source capability of 15 mA ■ Separate 3-STATE control pins for each byte ■ Guaranteed 4000V minimum ESD protection ■ Guaranteed multiple output switching, 250 pF delays and pin-to-pin skew ■ 16-bit version of the 74F540, 74F240, or 74FR240 Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignment for SSOP Pin Assignment for PLCC Logic Symbol Order Number Package Number Package Description 74FR16540QC V44A 44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square 74FR16540SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

www.fairchildsemi.com 2 74FR16540 Pin Descriptions Truth Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance Logic Diagram Pin Names Description OE n Output Enable Inputs I0–I15 Inputs O 0–O 15 3-STATE Outputs Inputs Outputs Byte1 [0:7] Byte2 [8:15] I0–I7 I8–I15 O 0–O 7 O8–O 15 OE 1 OE 2 OE 3 OE 4 LLLLH H L L HXLLXL Z H XHLLXH Z L LLH XLXH Z LLX H H X L Z HHHHXX Z Z LLLLLL H H

3 www.fairchildsemi.com 74FR16540 Absolute Maximum Ratings(Note 1) Recommended Operating Conditions Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. Storage Temperature −65°C to +150°C Ambient Temperature under Bias −55°C to +125°C Junction Temperature under Bias −55°C to +150°C VCC Pin Potential to Ground Pin −0.5V to +7.0V Input Voltage (Note 2) −0.5V to +7.0V Input Current (Note 2) −30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output −0.5V to VCC 3-STATE Output −0.5V to +5.5V Current Applied to Output in LOW State (Max) Twice the Rated I OL (mA) ESD Last Passing Voltage (Min) 4000V Free Air Ambient Temperature 0 °C to +70°C Supply Voltage +4.5V to +5.5V Symbol Parameter Min Typ Max Units VCC Conditions VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIL Input LOW Voltage 0.8 V Recognized as a LOW Signal VCD Input Clamp Diode Voltage −1.2 V Min I IN = −18 mA VOH Output HIGH Voltage 2.4 VM i n IOH = −3 mA

2.0 I OH = −15 mA

VOL Output LOW Voltage 0.55 V Min I OL = 64 mA IIH Input HIGH Current 5.0 µAM a x V IN = 2.7V IBVI Input HIGH Current 7.0 µAM a x VIN = 7.0V Breakdown Test (OEn) IIL Input LOW Current −120 µAM a x V IN = 0.5V IOS Output Short-Circuit Current −100 −225 mA Max V OUT = 0V IOZH Output Leakage Current 0 20 µAM a x V OUT = 2.7V IOZL Output Leakage Current 0 −20 µAM a x V OUT = 0.5V ICEX Output HIGH Leakage Current 50 µAM a x V OUT = VCC VID Input Leakage Test 4.75 V 0.0 I ID = 1.9 µA All Other Pins Grounded IOD Output Circuit 3.75 µA0 . 0 VIOD = 150 mV Leakage Current All Other Pins Grounded IZZ Bus Drainage Test 100 µA0 . 0 V OUT = 5.25V ICCH Power Supply Current 14 20 mA Max V O = HIGH ICCL Power Supply Current 75 92 mA Max V O = LOW ICCZ Power Supply Current 38 50 mA Max V O = HIGH Z C IN Input Capacitance 8 pF 5.0

www.fairchildsemi.com 4 74FR16540 Extended AC Characteristics Note 3: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specifi- cation applies to any outputs switching HIGH-to-LOW (tOSHL ), LOW-to-HIGH, (tOSLH ), or HIGH-to-LOW and/or LOW-to-HIGH, (tOST ). Specifications guaran- teed with all outputs switching in phase. This specification is guaranteed but not tested. Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc. Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only. Symbol Parameter TA = +25°CT A = 0°C to +70°C Units VCC = +5.0V V CC = +5.0V C L = 50 pF C L = 50 pF Min Typ Max Min Max ns ns ns Symbol Parameter TA = 0°C to +70°CT A = 0°C to +70°C Units VCC = +5.0V V CC = +5.0V C L = 50 pF C L = 250 pF

16 Outputs Switching

(Note 4) (Note 5) Min Max Min Max tPLH Propagation Delay 1.0 6.0 3.2 8.2 nstPHL In to On 1 . 06 . 03 . 28 . 2 tPZH Output Enable Time 3.4 14.5 ns tPZL 3.4 14.5 tPHZ Output Disable Time 1.8 6.6 ns tPLZ 1.8 6.6 tOSHL Pin-to-Pin Skew 1.4 ns (Note 3) for HL Transitions tOSLH Pin-to-Pin Skew 1.6 ns (Note 3) for LH Transitions tOST Pin-to-Pin Skew 3.0 ns (Note 3) for HL/LH Transitions

5 www.fairchildsemi.com 74FR16540 Physical Dimensions inches (millimeters) unless otherwise noted 44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square Package Number V44A

www.fairchildsemi.com 6 74FR16540 16-Bit Buffer/Line Driver with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com