74FR16245 FAIRCHILD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

■ Non-inverting buffers ■ Bidirectional data paths ■ A and B output sink capability of 64 mA, source capability of 15 mA ■ Separate control pins for each byte ■ Guaranteed pin-to-pin skew ■ Low 3-STATE IIL ■ 16-Bit version of the 74F245 or 74F645 Ordering Code: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignment for SSOP Pin Assignment for PLCC Logic Symbol Order Number Package Number Package Description 74FR16245QC V44A 44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square 74FR16245SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

www.fairchildsemi.com 2 74FR16245 Pin Descriptions Truth Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Logic Diagram Pin Names Description OE n Output Enable Input T/Rn Transmit/Receive Input A0–A15 A Bus Inputs/3-STATE Outputs B0–B15 B Bus Inputs/3-STATE Outputs Inputs Output Operating Mode Byte1 (0:7) Byte2 (8:15) OE 1 T/R1 OE 2 T/R2 Byte1 (0:7) Byte2 (8:15) L L H X Bus B Data to A High Z State L H H X Bus A Data to B High Z State H X L L High Z State Bus B Data to A H X L H High Z State Bus A Data to B L L L L Bus B Data to A Bus B Data to A L H L H Bus A Data to B Bus A Data to B H X H X High Z State High Z State

3 www.fairchildsemi.com 74FR16245 Absolute Maximum Ratings(Note 1) Recommended Operating Conditions Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs. Storage Temperature −65°C to +150°C Ambient Temperature under Bias −55°C to +125°C Junction Temperature under Bias −55°C to +150°C VCC Pin Potential to Ground Pin −0.5V to +7.0V Input Voltage (Note 2) −0.5V to +7.0V Input Current (Note 2) −30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output −0.5V to VCC 3-STATE Output −0.5V to +5.5V Current Applied to Output in LOW State (Max) Twice the Rated I OL (mA) ESD Last Passing Voltage (Min) 4000V Free Air Ambient Temperature 0 °C to +70°C Supply Voltage +4.5V to +5.5V Symbol Parameter Min Typ Max Units VCC Conditions VIH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal VIL Input LOW Voltage 0.8 V Recognized as a LOW Signal VCD Input Clamp −1.2 V Min I IN = −18 mA Diode Voltage VOH Output HIGH 2.4 2.8 I OH = − 3 mA Voltage 2.0 2.44 V Min I OH = − 15 mA (An, Bn) VOL Output LOW 0.45 0.55 V Min IOL = 64 mA Voltage (An, Bn) IIH Input HIGH Current 5.0 µAM a x V IN = 2.7V IBVI Input HIGH Current 7.0 µAM a x VIN = 7.0V Break-Down Test (OEn, T/Rn) IBVIT Input HIGH Current 0.1 mA Max VIN = 5.5V Breakdown Test (I/O) (An, Bn) IIL Input LOW −150 µAM a x VIN = 0.5V (T/Rn, An, Bn) Current −100 µAM a x VIN = 0.5V (OEn) IOS Output Short-Circuit −100 −225 mA Max VOUT = 0V Current (An, Bn) IIH + Output Leakage 02 5 µAM a x VOUT = 2.7V IOZH Current (An, Bn) IIL + Output Leakage −20 −150 µAM a x VOUT = 0.5V IOZL Current (An, Bn) ICEX Output HIGH Leakage 50 µAM a x VOUT = VCC Current (An, Bn) VID Input Leakage 4.75 V 0.0 IID = 1.9 µA Test All Other Pins Grounded IOD Output Circuit 3.75 µA0 . 0 VIOD = 150 mV Leakage Current All Other Pins Grounded IZZ Bus Drainage 100 µA0 . 0 VOUT = 5.25V Test (An, Bn) ICCH Power Supply Current 70 105 mA Max V O = HIGH ICCL Power Supply Current 127 165 mA Max V O = LOW ICCZ Power Supply Current 71 105 mA Max V O = HIGH Z C IN Input Capacitance 8.0 pF 5.0 OE , T/R 17.0 pF 5.0 A n, Bn

www.fairchildsemi.com 4 74FR16245 Extended AC Characteristics Note 3: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specifi- cation applies to any outputs switching HIGH-to-LOW (tOSHL ) LOW-to-HIGH (tOSLH ), or HIGH-to-LOW and/or LOW-to-HIGH (tOST ). Specifications guaran- teed with all outputs switching in phase. Note 4: This specification is guaranteed but not tested The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc. Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only. Symbol Parameter TA = +25°CT A = 0°C to +70°C Unit VCC = +5.0V V CC = +5.0V C L = 50 pF C L = 50 pF Min Typ Max Min Max ns ns ns Symbol Parameter TA = 0°C to +70°CT A = 0°C to +70°C Unit VCC = +5.0V V CC = +5.0V C L = 50 pF C L = 250 pF

16 Outputs Switching

(Note 4) (Note 5) Min Max Min Max tPLH Propagation Delay 1.3 5.8 3.2 8.2 ns tPHL An to Bn or Bn to An 1 . 35 . 83 . 28 . 2 tPZH Output Enable Time 3.9 14.6 ns tPZL 3.9 14.6 tPHZ Output Disable Time 1.8 6.3 ns tPLZ 1.8 6.3 tOSHL Pin-to-Pin Skew 1.2 ns (Note 3) for HL Transitions tOSLH Pin-to-Pin Skew 2.2 ns (Note 3) for LH Transitions tOST Pin-to-Pin Skew 2.5 ns (Note 3) for HL/LH Transitions

5 www.fairchildsemi.com 74FR16245 Physical Dimensions inches (millimeters) unless otherwise noted 44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square Package Number V44A

www.fairchildsemi.com 6 74FR16245 16-Bit Transceiver with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com